



## IEEE Symposium on High Performance Interconnects August 28-30, 2017

Ericsson, Santa Clara, CA

The international forum where the high-performance computing and high-speed networking communities meet

## Monday, August 28

TRACK 1	<b>Tutorial 1</b> 8:30 – 12:00	Exploiting High-Performance Interconnects to Accelerate Big Data Processing with Hadoop, Spark, Memcached, and gRPC/TensorFlow
		D. K. Panda & X. Lu, Ohio State University
	Tutorial 2	High Performance Distributed Deep Learning for Dummies
	13:30 – 17:00	D. K. Panda, A. A. Awan, and H. Subramoni, Ohio State University
TRACK 2	Tutorial 3	Designing and Developing Performance Portable Network Codes
	8:30 - 10:00	P. Shamis, ARM & Y. Itigin, Mellanox Technologies
	Tutorial 4	Developing to Open Fabrics Interfaces libfabric
	10:30 – 12:00	S. Hefty, Intel & J. Swaro, Cray
	Tutorial 5	The TraceR/CODES Framework for Application Simulations on HPC Networks
	13:30 – 17:00	N. Jain, LLNL & M. Mubarak, ANL

## **TUESDAY. AUGUST 29**

Nelcome Address   2:00 - 9:10	RDMA deployments: from cloud computing to machine learning  Chuanxiong Guo, MSR  Improving Non-Minimal and Adaptive Routing Algorithms in Slim Fly Networks  Routing Keys  Fast Networks and Slow Memories: A Mechanism for Mitigating Bandwidth Mismatches  WaveLight: A Monolithic Low Latency Silicon-Photonics Communication Platform for the next generation
9:10 – 10:15 Best Papers 10:30 – 12:00 Large Scale	<ul> <li>Chuanxiong Guo, MSR</li> <li>Improving Non-Minimal and Adaptive Routing Algorithms in Slim Fly Networks</li> <li>Routing Keys</li> <li>Fast Networks and Slow Memories: A Mechanism for Mitigating Bandwidth Mismatches</li> </ul>
10:30 – 12:00 Large Scale	<ul> <li>Routing Keys</li> <li>Fast Networks and Slow Memories: A Mechanism for Mitigating Bandwidth Mismatches</li> </ul>
_	<u>`</u> .
<b>Networking</b> 13:00 – 14:00	Disaggregated Cloud Data Centers  An FPGA Platform for Hyperscalers  Throughput Models of Interconnection Networks: the Good, the Bad, and the Ugly
nvited Talk 14:00 – 14:45	Performance Isolation for Highly Efficient Shared Infrastructure Services  Nandita Dukkipati, Google
Panel 15:05 – 16:35	Ethernet vs. HPC: Can the hyperscale Ethernet data center handle all workloads?  Moderator: Roy Chua, Partner, SDxCentral & Wiretap Ventures  Yogesh Bhatt, Senior Director, Ecosystem Innovation & Strategy, Ericsson Dave Cohen, Senior Principal Engineer & System Architect, Intel Pete Fiacco, CTO, GigalO Networks Bithika Khargharia, Former Principal Architect, Extreme Networks Dave Meyer, Chief Scientist, Brocade Ying Zhang, Software Engineer, Facebook HEAD BUBBA MEMORIAL COCKTAIL RECEPTION
n 14 7; 15	vited Talk 4:00 – 14:45 anel

## WEDNESDAY, AUGUST 30

***	WEDNESDAT, A00031 30			
AFTERNOON MORNING	<b>Keynote</b> 9:00 – 10:00	Information Transfer in the era of 5G  David Allan, Ericsson		
	Optics & Networks for Science 10:30 – 12:00	<ul> <li>A High Speed Hardware Scheduler for 1000-port Optical Packet Switches to Enable Scalable Data Centers</li> <li>Subchannel Scheduling for Shared Optical On-chip Buses</li> <li>Utilizing HPC Network Technologies in High Energy Physics Experiments</li> </ul>		
	Topologies, Routing & Process Placement 13:30 – 15:00	<ul> <li>On the Impact of Routing Algorithms in the Effectiveness of Queuing Schemes in High-Performance Interconnection Networks</li> <li>Placement of Virtual Network Functions in Hybrid Data Center Networks</li> <li>MPI Process and Network Device Affinitization for Optimal HPC Application Performance</li> </ul>		
	Invited Talk 15:15 – 16:00	Communication at the Speed of Memory Paolo Faraboschi, HP		
	Efficient Network Design & Network Architecture 16:00-17:30	<ul> <li>Characterizing Deep Learning over Big Data (DLoBD) Stacks on RDMA-capable Networks</li> <li>Low-Level Host Software Stack Optimizations to Improve Aggregate Fabric Throughput</li> <li>Userspace RDMA Verbs on Commodity Hardware using DPDK</li> </ul>		
	17:30 – 17:45	AWARDS & CLOSING REMARKS		













