

The international forum where the high-performance computing and high-speed networking communities meet

**MONDAY, AUGUST 28**

TRACK 1	<b>Tutorial 1</b> 8:30 – 12:00	Exploiting High-Performance Interconnects to Accelerate Big Data Processing with Hadoop, Spark, Memcached, and gRPC/TensorFlow <i>D. K. Panda &amp; X. Lu, Ohio State University</i>
	<b>Tutorial 2</b> 13:30 – 17:00	High Performance Distributed Deep Learning for Dummies <i>D. K. Panda, A. A. Awan, and H. Subramoni, Ohio State University</i>
TRACK 2	<b>Tutorial 3</b> 8:30 – 10:00	Designing and Developing Performance Portable Network Codes <i>P. Shamis, ARM &amp; Y. Itigin, Mellanox Technologies</i>
	<b>Tutorial 4</b> 10:30 – 12:00	Developing to Open Fabrics Interfaces libfabric <i>S. Hefty, Intel &amp; J. Swaro, Cray</i>
	<b>Tutorial 5</b> 13:30 – 17:00	The TraceR/CODES Framework for Application Simulations on HPC Networks <i>N. Jain, LLNL &amp; M. Mubarak, ANL</i>

**TUESDAY, AUGUST 29**

MORNING	<b>Welcome Address</b> 9:00 – 9:10	<i>Elisabetta Romano, Ericsson</i>
	<b>Keynote</b> 9:10 – 10:15	RDMA deployments: from cloud computing to machine learning <i>Chuanxiong Guo, MSR</i>
	<b>Best Papers</b> 10:30 – 12:00	<ul style="list-style-type: none"> <li>Improving Non-Minimal and Adaptive Routing Algorithms in Slim Fly Networks</li> <li>Routing Keys</li> <li>Fast Networks and Slow Memories: A Mechanism for Mitigating Bandwidth Mismatches</li> </ul>
AFTERNOON	<b>Large Scale Networking</b> 13:00 – 14:00	<ul style="list-style-type: none"> <li>WaveLight: A Monolithic Low Latency Silicon-Photonics Communication Platform for the next generation Disaggregated Cloud Data Centers</li> <li>An FPGA Platform for Hyperscalers</li> <li>Throughput Models of Interconnection Networks: the Good, the Bad, and the Ugly</li> </ul>
	<b>Invited Talk</b> 14:00 – 14:45	Performance Isolation for Highly Efficient Shared Infrastructure Services <i>Nandita Dukkkipati, Google</i>
	<b>Panel</b> 15:05 – 16:35	<b>Ethernet vs. HPC: Can the hyperscale Ethernet data center handle all workloads?</b> Moderator: <i>Roy Chua, Partner, SDxCentral &amp; Wiretap Ventures</i> <i>Yogesh Bhatt, Senior Director, Ecosystem Innovation &amp; Strategy, Ericsson</i> <i>Dave Cohen, Senior Principal Engineer &amp; System Architect, Intel</i> <i>Pete Fiacco, CTO, GigaIO Networks</i> <i>Bithika Khargharia, Former Principal Architect, Extreme Networks</i> <i>Dave Meyer, Chief Scientist, Brocade</i> <i>Ying Zhang, Software Engineer, Facebook</i>
	16:35 – 18:35	<b>HEAD BUBBA MEMORIAL COCKTAIL RECEPTION</b>

**WEDNESDAY, AUGUST 30**

MORNING	<b>Keynote</b> 9:00 – 10:00	Information Transfer in the era of 5G <i>David Allan, Ericsson</i>
	<b>Optics &amp; Networks for Science</b> 10:30 – 12:00	<ul style="list-style-type: none"> <li>A High Speed Hardware Scheduler for 1000-port Optical Packet Switches to Enable Scalable Data Centers</li> <li>Subchannel Scheduling for Shared Optical On-chip Buses</li> <li>Utilizing HPC Network Technologies in High Energy Physics Experiments</li> </ul>
AFTERNOON	<b>Topologies, Routing &amp; Process Placement</b> 13:30 – 15:00	<ul style="list-style-type: none"> <li>On the Impact of Routing Algorithms in the Effectiveness of Queuing Schemes in High-Performance Interconnection Networks</li> <li>Placement of Virtual Network Functions in Hybrid Data Center Networks</li> <li>MPI Process and Network Device Affinitization for Optimal HPC Application Performance</li> </ul>
	<b>Invited Talk</b> 15:15 – 16:00	Communication at the Speed of Memory <i>Paolo Faraboschi, HP</i>
	<b>Efficient Network Design &amp; Network Architecture</b> 16:00-17:30	<ul style="list-style-type: none"> <li>Characterizing Deep Learning over Big Data (DLoBD) Stacks on RDMA-capable Networks</li> <li>Low-Level Host Software Stack Optimizations to Improve Aggregate Fabric Throughput</li> <li>Userspace RDMA Verbs on Commodity Hardware using DPDK</li> </ul>
	17:30 – 17:45	<b>AWARDS &amp; CLOSING REMARKS</b>

