

HEART2015 Advanced Program

Day 1 : June 1

08:30-16:00	Registration
08:50-09:00	Opening
Keynote Session 1	
09:00-10:00	Session chair: Prof. Miriam Leeser, Northeastern University Accelerating the Data Center Dr. Steven Guccione, Bank of America
10:00-10:30	Coffee/Tea Break
Session 1: Best Paper Candidates	
Session chair: Prof. Wim Vanderbauwhede, University of Glasgow	
<u>Off-loading LET generation to PEACH2:</u>	
<u>A switching hub for high performance GPU clusters</u>	
10:30-12:10	Chiharu Tsuruta, Yohei Miki, Takuya Kuhara, Masayuki Umemura and Hideharu Amano <u>Power Performance Profiling of 3-D Stencil Computation on an FPGA Accelerator for Efficient Pipeline Optimization</u> Koji Okina, Rie Soejima, Kota Fukumoto, Yuichiro Shibata and Kiyoshi Oguri <u>Understanding Outstanding Memory Request Handling Resources in GPGPUs</u> Ahmad Lashgar, Ebad Salehi and Amirali Baniasadi <u>A Line Rate Outlier Filtering FPGA NIC using 10GbE Interface</u> Ami Hayashi, Yuta Tokusashi and Hiroki Matsutani
12:10-13:30	HEART2015 Lunch (Day 1)
Session 2:	
Session chair: Prof. Hideharu Amano, Keio University	
<u>Adapting the DySER Architecture with DSP Blocks as an Overlay for the Xilinx Zynq</u>	
Abhishek Jain, Xiangwei Li, Suhaib Fahmy and Douglas Maskell	
13:30-14:45	<u>ffLink: A Lightweight High-Performance Open-Source PCI Express Gen3 Interface for Reconfigurable Accelerators</u> David Christopher de La Chevallerie, Jens Korinth and Andreas Koch <u>A Transfer-Aware Runtime System for Heterogeneous Asynchronous Parallel Execution</u> Soukaina Nait Hmid, Jose G.F. Coutinho and Wayne Luk
14:45-15:10	Poster Session 1 & Coffee/Tea Break
16:00-17:00	FPGA Design Contest
19:00-22:00	HEART2015 Banquet (busses leave from Photonics Center 17:45)

Day 2 : June 2

08:00-17:00	Registration
08:00-09:00	Breakfast
Keynote Session 2	
09:00-10:00	Session chair: Prof. Miriam Leeser, Northeastern University Computing in the IoT Era, Opportunities and Challenges Dr. Khaled Benkrid, ARM
10:00-10:45	Coffee/Tea Break
Session 3:	
Session chair: Prof. Kentaro Sano, Tohoku University	
<u>Efficient Mapping and Allocation of Execution Units to Task Graphs using an Evolutionary Framework</u>	
10:45-12:00	Ahmed Al-Wattar, Shawki Areibi and Gary Grewal <u>Exploring the Efficiency of the OpenCL Pipe Semantic on an FPGA</u> Amir Momeni, Hamed Tabkhi, Yash UKidave, Gunar Schirner and David Kaeli <u>Breadth First Search on Cost-efficient Multi-GPU Systems</u> Takuji Mitsuishi, Jun Suzuki, Yuki Hayashi, Masaki Kan and Hideharu Amano
12:00-13:20	HEART2015 Lunch (Day 2)
Session 4:	
Session chair: Prof. Wayne Luk, Imperial College London	
<u>Interface Based Memory Synthesis of Image Processing Chains in FPGA</u>	
13:20-14:10	Michael Mefenza, Nicolas Edwards and Christophe Bobda <u>High Throughput Sketch Based Online Heavy Hitter Detection on FPGA</u> Da Tong and Viktor Prasanna
14:10-14:35	Poster Session 2 & Coffee/Tea Break
Session 5:	
Session chair: Prof. Jason Anderson, University of Toronto	
<u>A Configurable Architecture for Sparse LU Decomposition on Matrices with Arbitrary Patterns</u>	
14:35-15:50	Xinying Wang, Phillip Jones and Joseph Zambreno <u>Stream Computation of Shallow Water Equation Solver for FPGA-based 1D Tsunami Simulation</u> Kentaro Sano, Fumiya Kono, Naohito Nakasato, Alexander Vazhenin and Stanislav Sedukhin <u>Parallel Genetic Algorithms on Multiple FPGAs</u> Liucheng Guo, Andreea-Ingrid Funie, David Thomas, Haohuan Fu and Wayne Luk
15:50-16:05	Closing

Poster Session 1

June 1 14:45-15:10	<u>Programmable Processing Element for Crypto-Systems on FPGAs</u> Mohamed El Hadedy, Kevin Skadron, Hristina Mihajloska and Danilo Gligoroski
	<u>A Hardware-Based Approach for Frequent Itemset Mining in Data Streams</u> Lazaro Bustio-Martinez, Rene Cumpulido, Raudel Hernandez-Leon, Jose Bande-Serrano and Claudia Feregrino-Urbe
	<u>A GPU-Based Acceleration Method for Document-Oriented Databases</u> Shin Morishima and Hiroki Matsutani
	<u>Parallel Sparse Coding for Seafloor Image Analysis</u> Genlang Chen, Chenggang Lai and Miaojing Huang
	<u>Monte Carlo simulation for the first-order Greeks for the Black-Scholes and Heston models using Automatic Differentiation on FPGA</u> Grzegorz Kozikowski, Erik Vynckier, Xiao-Jun Zeng and John Keane

Poster Session 2

June 2 14:10-14:35	<u>Towards Low-Latency Communication on FPGA Clusters with 3D FFT Case Study</u> Jiayi Sheng, Chen Yang and Martin Herbordt
	<u>Evaluation of different debug approaches in FPGA rapid prototyping</u> Zdravko Panjkov
	<u>A study of a real-time keyword matching process targeting Twitter data</u> Yusuke Sekihara, Takashi Aoki and Akihiko Miyazaki.
	<u>Quality-Scalable Signal Processing via Probabilistic Computing</u> Mohammed Alawad and Mingjie Lin
	<u>An Intermediate Language and Estimator for Automated Design Space Exploration on FPGAs</u> Syed Waqar Nabi and Wim Vanderbauwhede