default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDChuanjin Richard Shi
Richard Shi
Person information
- affiliation: University of Washington, Department of Electrical Engineering, Seattle, WA, USA
- affiliation: Fudan University, School of Microelectronics, China
SPARQL queries 
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
[j53]Tingxuan Liang
, Ruizhi Liu, Lei Yang, Yue Lin, Chuanjin Richard Shi, Hongtao Xu:
Fall Detection System Based on Point Cloud Enhancement Model for 24 GHz FMCW Radar. Sensors 24(2): 648 (2024)- [j52]Jialin Wang, Rui Gao, Haotian Zheng, Hao Zhu, Chuanjin Richard Shi:
SSGCNet: A Sparse Spectra Graph Convolutional Network for Epileptic EEG Signal Classification. IEEE Trans. Neural Networks Learn. Syst. 35(9): 12157-12171 (2024) - [c95]Heyu Ren, Liangjian Lyu, Binbin Chen, Chuanjin Richard Shi:
A -104dBm-Sensitivity Receiver with Shared Wireless LO and Envelope-Tracking Mixer Achieving -46dB SIR. CICC 2024: 1-2 - [i3]Hao Zhu, Kefan Jin, Rui Gao, Jialin Wang, Chuanjin Richard Shi:
Timed-Elastic-Band Based Variable Splitting for Autonomous Trajectory Planning. CoRR abs/2402.02735 (2024) - 2023
- [j51]Yanhong Wang, Zihao Zhao, Xu Jin, Haotian Zheng, Maohua Nie, Qiaosha Zou, Chuanjin Richard Shi:
AutoMap: Automatic Mapping of Neural Networks to Deep Learning Accelerators for Edge Devices. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(9): 2994-3006 (2023) - [j50]Yongchuan Dong, Qiaosha Zou, Chuanjin Richard Shi:
Augmenting aspect-level sentiment classification with distance-related local context input. J. Supercomput. 79(10): 11198-11217 (2023) - [j49]Yanhong Wang, Tianchan Guan, Dimin Niu, Qiaosha Zou, Hongzhong Zheng, Chuanjin Richard Shi, Yuan Xie:
Accelerating Distributed GNN Training by Codes. IEEE Trans. Parallel Distributed Syst. 34(9): 2598-2614 (2023) - [c94]Jingsen Yang, Liangjian Lyu, Zirui Dong, Heyu Ren, Chuanjin Richard Shi:
A 28-nW Noise-Robust Voice Activity Detector with Background Aware Feature Extraction. A-SSCC 2023: 1-3 - [c93]Renze Gan, Liangjian Lyu, Chuanjin Richard Shi:
A 7-Channel Bio-Signal Analog Front End Employing Single-End Chopping Amplifier Achieving 1.48 NEF. ESSCIRC 2023: 5-8 - [i2]Huwan Peng, Scott Davidson, Richard Shi, Shuaiwen Leon Song, Michael B. Taylor:
Chiplet Cloud: Building AI Supercomputers for Serving Large Generative Language Models. CoRR abs/2307.02666 (2023) - 2022
- [j48]Rongjin Xu, Dawei Ye, Chuanjin Richard Shi:
A 2.0-2.9 GHz ring-based injection-locked clock multiplier using a self-alignment frequency-tracking loop for reference spur reduction. Integr. 84: 1-11 (2022) - [j47]Dawei Ye, Rongjin Xu, Chuanjin Richard Shi:
Erratum to "A Nonlinear Receiver Leveraging Cascaded Inverter-Based Envelope-Biased LNAs for In-Band Interference Suppression in the Amplitude Domain". IEEE J. Solid State Circuits 57(2): 671 (2022) - [j46]Rongjin Xu, Dawei Ye, Chuanjin Richard Shi:
Analysis and Design of Digital Injection-Locked Clock Multipliers Using Bang-Bang Phase Detectors. IEEE Trans. Circuits Syst. I Regul. Pap. 69(7): 2832-2844 (2022) - [j45]Yanhong Wang, Qiaosha Zou, Yanmin Tang, Qing Wang, Jing Ding, Xin Wang, Chuanjin Richard Shi:
SAIL: A Deep-Learning-Based System for Automatic Gait Assessment From TUG Videos. IEEE Trans. Hum. Mach. Syst. 52(1): 110-122 (2022) - [c92]Renze Gan, Liangjian Lyu, Geng Mu, Chuanjin Richard Shi:
A Neural Recording Analog Front-End with Exponentially Tunable Pseudo Resistors and On-Chip Digital Frequency Calibration Loop Achieving 3.4% Deviation of High-Pass Cutoff Frequency in 5-to-500 Hz Range. CICC 2022: 1-2 - [c91]Rongjin Xu, Dawei Ye, Sirou Li, Chuanjin Richard Shi:
A 0.021mm2 65nm CMOS 2.5GHz Digital Injection-Locked Clock Multiplier with Injection Pulse Shaping Achieving -79dBc Reference Spur and 0.496mW/GHz Power Efficiency. ISSCC 2022: 214-216 - [i1]Zihao Zhao, Yanhong Wang, Qiaosha Zou, Tie Xu, Fangbo Tao, Jiansong Zhang, Xiaoan Wang, Chuanjin Richard Shi, Junwen Luo, Yuan Xie:
The Spike Gating Flow: A Hierarchical Structure Based Spiking Neural Network for Online Gesture Recognition. CoRR abs/2206.01910 (2022) - 2021
- [j44]Dawei Ye, Rongjin Xu, Chuanjin Richard Shi:
A Nonlinear Receiver Leveraging Cascaded Inverter-Based Envelope-Biased LNAs for In-Band Interference Suppression in the Amplitude Domain. IEEE J. Solid State Circuits 56(11): 3360-3374 (2021) - [j43]Junying Hu, Chuanjin Richard Shi, Jiang-She Zhang:
Saliency-based YOLO for single target detection. Knowl. Inf. Syst. 63(3): 717-732 (2021) - [j42]Chang Liu, Chuanjin Richard Shi:
Design of the Class-E Power Amplifier Considering the Temperature Effect of the Transistor On-Resistance for Sensor Applications. IEEE Trans. Circuits Syst. II Express Briefs 68(5): 1705-1709 (2021) - [c90]Dawei Ye, Yuting Tu, Wenjun Gong, Rongjin Xu, Chuanjin Richard Shi:
A Two-Tone Wake-Up Receiver with an Envelope-Detector-First Architecture Using Envelope Biasing and Active Inductor Load Achieving 41/33dB In-Band Rejection to CW/AM Interference. A-SSCC 2021: 1-3 - [c89]Geng Mu, Dawei Ye, Liangjian Lyu, Xiaobin Zhao, Chuanjin Richard Shi:
An 8-Channel Analog Front-End with a PVT-lnsensitive Switched-Capacitor and Analog Combo DC Servo Loop Achieving 300mV Tolerance and 0.64s Recovery Time to Electrode-DC Offset for Physiological Signal Recording. CICC 2021: 1-2 - [c88]Shiwei Liu, Zihao Zhao, Yanhong Wang, Qiaosha Zou, Yiyun Zhang, Chuanjin Richard Shi:
Systolic-Array Deep-Learning Acceleration Exploring Pattern-Indexed Coordinate-Assisted Sparsity for Real-Time On-Device Speech Processing. ACM Great Lakes Symposium on VLSI 2021: 353-358 - [c87]Xingfa Qiu, Qiaosha Zou, Chuanjin Richard Shi:
Single-Pass On-Line Event Detection in Twitter Streams. ICMLC 2021: 522-529 - [c86]Chang Liu, Chun Zhao, Chuanjin Richard Shi:
A Fully-Synthesizable Fast-Response Digital LDO Using Automatic Offset Control and Reuse. ISCAS 2021: 1-5 - 2020
- [j41]Luis E. Tollinche, Richard Shi, Margaret Hannum, Patrick J. McCormick, Alisa Thorne, Kay See Tan, Gloria Yang, Meghana Mehta, Cindy B. Yeoh:
The impact of real-time clinical alerts on the compliance of anesthesia documentation: A retrospective observational study. Comput. Methods Programs Biomed. 191: 105399 (2020) - [j40]Haozhe Zhu, Yu Wang, Chuanjin Richard Shi:
Tanji: a General-purpose Neural Network Accelerator with Unified Crossbar Architecture. IEEE Des. Test 37(1): 56-63 (2020) - [j39]Haozhe Zhu, Chixiao Chen, Shiwei Liu, Qiaosha Zou, Mingyu Wang, Lihua Zhang, Xiaoyang Zeng, Chuanjin Richard Shi:
A Communication-Aware DNN Accelerator on ImageNet Using In-Memory Entry-Counting Based Algorithm-Circuit-Architecture Co-Design in 65-nm CMOS. IEEE J. Emerg. Sel. Topics Circuits Syst. 10(3): 283-294 (2020) - [j38]Liangjian Lyu, Yu Wang, Chixiao Chen, Chuanjin Richard Shi:
A 0.6V 1.07 μW/Channel neural interface IC using level-shifted feedback. Integr. 70: 51-59 (2020) - [j37]Dawei Ye, Yu Wang, Yingfei Xiang, Liangjian Lyu, Hao Min, Chuanjin Richard Shi:
A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation. IEEE J. Solid State Circuits 55(5): 1386-1400 (2020) - [j36]Liangjian Lyu, Dawei Ye, Chuanjin Richard Shi:
A 340 nW/Channel 110 dB PSRR Neural Recording Analog Front-End Using Replica-Biasing LNA, Level-Shifter Assisted PGA, and Averaged LFP Servo Loop in 65 nm CMOS. IEEE Trans. Biomed. Circuits Syst. 14(4): 811-824 (2020) - [j35]Liangjian Lyu, Dawei Ye, Rongjin Xu, Geng Mu, Heng Zhao, Yingfei Xiang, Yuting Tu, Yiyun Zhang, Chuanjin Richard Shi:
A Fully-Integrated 64-Channel Wireless Neural Interfacing SoC Achieving 110 dB AFE PSRR and Supporting 54 Mb/s Symbol Rate, Meter-Range Wireless Data Transmission. IEEE Trans. Circuits Syst. II Express Briefs 67-II(5): 831-835 (2020) - [j34]Aili Wang, Chuanjin Richard Shi:
Analysis of Passive Charge Sharing-Based Segmented SAR ADCs. IEEE Trans. Very Large Scale Integr. Syst. 28(5): 1195-1206 (2020) - [c85]Shiwei Liu, Haozhe Zhu, Chixiao Chen, Lihua Zhang, Chuanjin Richard Shi:
XNORAM: An Efficient Computing-in-Memory Architecture for Binary Convolutional Neural Networks with Flexible Dataflow Mapping. AICAS 2020: 21-25 - [c84]Yitu Wang, Fan Chen, Linghao Song, Chuanjin Richard Shi, Hai Helen Li, Yiran Chen:
ReBoc: Accelerating Block-Circulant Neural Networks in ReRAM. DATE 2020: 1472-1477 - [c83]Yuting Tu, Rongjin Xu, Dawei Ye, Liangjian Lyu, Chuanjin Richard Shi:
A 400 MHz, 8-Bit, 1.75-ps Resolution Pipelined-Two-Step Time-to-Digital Converter with Dynamic Time Amplification. ISCAS 2020: 1-4
2010 – 2019
- 2019
- [j33]Chixiao Chen, Xindi Liu, Huwan Peng, Hongwei Ding, Chuanjin Richard Shi:
iFPNA: A Flexible and Efficient Deep Learning Processor in 28-nm CMOS Using a Domain-Specific Instruction Set and Reconfigurable Fabric. IEEE J. Emerg. Sel. Topics Circuits Syst. 9(2): 346-357 (2019) - [j32]Chuanjin Richard Shi, Aili Wang:
Analysis of Bitwise and Samplewise Switched Passive Charge Sharing SAR ADCs. IEEE Trans. Very Large Scale Integr. Syst. 27(9): 1977-1989 (2019) - [c82]Liangjian Lyu, Yu Wang, Chixiao Chen, Chuanjin Richard Shi:
A low-voltage low-power multi-channel neural interface IC using level-shifted feedback technology. ASP-DAC 2019: 13-14 - [c81]Aili Wang, Chixiao Chen, Chuanjin Richard Shi:
A 9-bit Resistor-Based All-Digital Temperature Sensor with a SAR-Quantization Embedded Differential Low-Pass Filter in 65nm CMOS Consuming 57pJ with a 2.5 μs Conversion Time. CICC 2019: 1-4 - [c80]Chong Li, Kunyang Jia, Dan Shen, Chuanjin Richard Shi, Hongxia Yang:
Hierarchical Representation Learning for Bipartite Graphs. IJCAI 2019: 2873-2879 - [c79]Liangjian Lyu, Dawei Ye, Chuanjin Richard Shi:
A 340nW/Channel Neural Recording Analog Front-End using Replica-Biasing LNAs to Tolerate 200mVpp Interfere from 350mV Power Supply. ISCAS 2019: 1-4 - [c78]Dawei Ye, Rongjin Xu, Liangjian Lyu, Chuanjin Richard Shi:
A 2.46GHz, -88dBm Sensitivity CMOS Passive Mixer-First Nonlinear Receiver with >50dB Tolerance to In-Band Interferer. ISCAS 2019: 1-4 - [c77]Dawei Ye, Rongjin Xu, Chuanjin Richard Shi:
A 2.4GHz 65nm CMOS Mixer-First Receiver Using 4-Stage Cascaded Inverter-Based Envelope-Biased LNAs Achieving 66dB In-Band Interference Tolerance and -83dBm Sensitivity. ISSCC 2019: 414-416 - 2018
- [j31]Chixiao Chen, Hongwei Ding, Huwan Peng, Haozhe Zhu, Yu Wang, Chuanjin Richard Shi:
OCEAN: An On-Chip Incremental-Learning Enhanced Artificial Neural Network Processor With Multiple Gated-Recurrent-Unit Accelerators. IEEE J. Emerg. Sel. Topics Circuits Syst. 8(3): 519-530 (2018) - [j30]Aili Wang, Chuanjin Richard Shi:
A 10-bit 50-MS/s SAR ADC with 1 fJ/Conversion in 14 nm SOI FinFET CMOS. Integr. 62: 246-257 (2018) - [c76]Chixiao Chen, Huwan Peng, Xindi Liu, Hongwei Ding, Chuanjin Richard Shi:
Exploring the programmability for deep learning processors: from architecture to tensorization. DAC 2018: 15:1-15:6 - [c75]Chong Li, Chuanjin Richard Shi:
Constrained Optimization Based Low-Rank Approximation of Deep Neural Networks. ECCV (10) 2018: 746-761 - [c74]Chixiao Chen, Xindi Liu, Huwan Peng, Hongwei Ding, Chuanjin Richard Shi:
iFPNA: A Flexible and Efficient Deep Neural Network Accelerator with a Programmable Data Flow Engine in 28nm CMOS. ESSCIRC 2018: 170-173 - [c73]Ailing Piao, Aili Wang, Chuanjin Richard Shi:
Pin-Efficient 12-Bit 8-Wire 8-Level Permutation Coding for High-Speed Parallel Wireline Tranceivers. ISCAS 2018: 1-4 - [c72]Yingfei Xiang, Yu Wang, Chuanjin Richard Shi:
A 13.56 MHz Active Rectifier With Self-Switching Comparator for Wireless Power Transfer Systems. ISOCC 2018: 54-55 - [c71]Yu Wang, Dawei Ye, Liangjian Lyu, Yingfei Xiang, Hao Min, Chuanjin Richard Shi:
A 13.56MHz Wireless Power and Data Transfer Receiver Achieving 75.4% Effective-Power-Conversion Efficiency with 0.1% ASK Modulation Depth and 9.2mW Output Power. ISSCC 2018: 142-144 - [c70]Marcel Urban, Sachin S. Sapatnekar, Richard Shi:
Plenaries. SMACD 2018: 1-2 - 2017
- [j29]Yu Wang, Na Yan, Hao Min, Chuanjin Richard Shi:
A High-Efficiency Split-Merge Charge Pump for Solar Energy Harvesting. IEEE Trans. Circuits Syst. II Express Briefs 64-II(5): 545-549 (2017) - [j28]Aili Wang, Chixiao Chen, Chuanjin Richard Shi:
Design and Analysis of an Always-ON Input-Biased pA-Current Sub-nW mV-Threshold Hysteretic Comparator for Near-Zero Energy Sensing. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(9): 2284-2294 (2017) - [c69]Chixiao Chen, Hongwei Ding, Huwan Peng, Haozhe Zhu, Rui Ma, Peiyong Zhang, Xiaolang Yan, Yu Wang, Mingyu Wang, Hao Min, Chuanjin Richard Shi:
OCEAN: An on-chip incremental-learning enhanced processor with gated recurrent neural network accelerators. ESSCIRC 2017: 259-262 - 2016
- [c68]Allen Waters, Aili Wang, Chuanjin Richard Shi:
Highly time-interleaved noise-shaped SAR ADC with reconfigurable order. ISCAS 2016: 1026-1029 - [c67]Aili Wang, Allen Waters, Chuanjin Richard Shi:
A sub-nW mV-range programmable threshold comparator for near-zero-energy sensing. ISCAS 2016: 1054-1057 - 2015
- [c66]Chong Li, Suriyaprakash Natarajan, Chuanjin Richard Shi:
Identifying DC bias conditions for maximum DC current in digitally-assisted analog design. ICECS 2015: 478-481 - 2013
- [c65]Xinmiao Zhang, Richard Shi, James A. Ritcey:
Reducing the latency of Lee-O'Sullivan interpolation through modified initialization. ITA 2013: 1-5 - 2012
- [c64]Xinmiao Zhang, Fang Cai, Richard Shi:
Low-power LDPC decoding based on iteration prediction. ISCAS 2012: 3041-3044 - [c63]Xinmiao Zhang, Richard Shi, James A. Ritcey:
On the implementation of modified fuzzy vault for biometric encryption. ITA 2012: 56-61 - 2010
- [j27]Lihong Zhang, Yuping Zhang, Yingtao Jiang, Chuanjin Richard Shi:
Symmetry-aware placement algorithm using transitive closure graph representation for analog integrated circuits. Int. J. Circuit Theory Appl. 38(3): 221-241 (2010) - [c62]Chuanjin Richard Shi:
Mixed-signal system-on-chip verification using a recursively-verifying-modeling (RVM) methodology. ISCAS 2010: 1432-1435
2000 – 2009
- 2008
- [j26]Lihong Zhang, Nuttorn Jangkrajarng, Sambuddha Bhattacharya, Chuanjin Richard Shi:
Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(5): 791-802 (2008) - [j25]Bo Hu, Chuanjin Richard Shi:
Simulation of Closely Related Dynamic Nonlinear Systems With Application to Process-Voltage-Temperature Corner Analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(5): 883-892 (2008) - [j24]Lingzhi Liu, Chuanjin Richard Shi:
Sliced Message Passing: High Throughput Overlapped Decoding of High-Rate Low-Density Parity-Check Codes. IEEE Trans. Circuits Syst. I Regul. Pap. 55-I(11): 3697-3710 (2008) - [c61]Lihong Zhang, Chuanjin Richard Shi, Yingtao Jiang:
Symmetry-aware placement with transitive closure graphs for analog layout design. ASP-DAC 2008: 180-185 - [c60]Yiyu Shi, Lei He, Chuanjin Richard Shi:
Scalable Symbolic Model Order Reduction. BMAS 2008: 112-117 - [c59]Cherry Wakayama, Wolf Kohn, Zelda B. Zabinsky, Chuanjin Richard Shi:
A quantum-dot light-harvesting architecture using deterministic phase control. ISCAS 2008: 332-335 - [c58]Yu-Te Liao, Chuanjin Richard Shi:
A 6-11GHz multi-phase VCO design with active inductors. ISCAS 2008: 988-991 - 2007
- [j23]Pavel V. Nikitin, Chuanjin Richard Shi:
VHDL-AMS based modeling and simulation of mixed-technology microsystems: a tutorial. Integr. 40(3): 261-273 (2007) - [j22]Lili Zhou, Cherry Wakayama, Chuanjin Richard Shi:
CASCADE: A Standard Supercell Design Methodology With Congestion-Driven Placement for Three-Dimensional Interconnect-Heavy Very Large-Scale Integrated Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(7): 1270-1282 (2007) - [c57]Guoyong Shi, Weiwei Chen, Chuanjin Richard Shi:
A Graph Reduction Approach to Symbolic Circuit Analysis. ASP-DAC 2007: 197-202 - [c56]Lili Zhou, Cherry Wakayama, Robin Panda, Nuttorn Jangkrajarng, Bo Hu, Chuanjin Richard Shi:
Implementing a 2-Gbs 1024-bit 1/2-rate low-density parity-check code decoder in three-dimensional integrated circuits. ICCD 2007: 194-201 - [c55]Ming Su, Lili Zhou, Chuanjin Richard Shi:
Maximizing the throughput-area efficiency of fully-parallel low-density parity-check decoding with C-slow retiming and asynchronous deep pipelining. ICCD 2007: 636-643 - 2006
- [j21]Lei Yang, Chuanjin Richard Shi:
FROSTY: A program for fast extraction of high-level structural representation from circuit description for industrial CMOS circuits. Integr. 39(4): 311-339 (2006) - [j20]Sambuddha Bhattacharya, Nuttorn Jangkrajarng, Chuanjin Richard Shi:
Multilevel symmetry-constraint generation for retargeting large analog layouts. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(6): 945-960 (2006) - [j19]Zhao Li, Chuanjin Richard Shi:
SILCA: SPICE-accurate iterative linear-centric analysis for efficient time-domain Simulation of VLSI circuits with strong parasitic couplings. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(6): 1087-1103 (2006) - [j18]Guoyong Shi, Bo Hu, Chuanjin Richard Shi:
On symbolic model order reduction. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(7): 1257-1272 (2006) - [j17]Chuanjin Richard Shi, Michael W. Tian, Guoyong Shi:
Efficient DC fault simulation of nonlinear analog circuits: one-step relaxation and adaptive simulation continuation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(7): 1392-1400 (2006) - [j16]Zhao Li, Chuanjin Richard Shi:
A Quasi-Newton Preconditioned Newton-Krylov Method for Robust and Efficient Time-Domain Simulation of Integrated Circuits With Strong Parasitic Couplings. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(12): 2868-2881 (2006) - [j15]Lei Yang, Hui Liu, Chuanjin Richard Shi:
Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder. IEEE Trans. Circuits Syst. I Regul. Pap. 53-I(4): 892-904 (2006) - [c54]Lili Zhou, Cherry Wakayama, Nuttorn Jangkrajarng, Bo Hu, Chuanjin Richard Shi:
A high-throughput low-power fully parallel 1024-bit 1/2-rate low density parity check code decoder in 3-dimensional integrated circuits. ASP-DAC 2006: 92-93 - [c53]Zhao Li, Chuanjin Richard Shi:
A quasi-newton preconditioned Newton-Krylov method for robust and efficient time-domain simulation of integrated circuits with strong parasitic couplings. ASP-DAC 2006: 402-407 - [c52]Nuttorn Jangkrajarng, Lihong Zhang, Sambuddha Bhattacharya, Nathan Kohagen, Chuanjin Richard Shi:
Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts. ICCAD 2006: 342-348 - [c51]Bo Hu, Chuanjin Richard Shi:
Improved automatic differentiation method for efficient model compiler. ISCAS 2006 - 2005
- [j14]Guoyong Shi, Chuanjin Richard Shi:
Model-order reduction by dominant subspace projection: error bound, subspace computation, and circuit applications. IEEE Trans. Circuits Syst. I Regul. Pap. 52-I(5): 975-993 (2005) - [c50]Lei Yang, Manyuan Shen, Hui Liu, Chuanjin Richard Shi:
An FPGA implementation of low-density parity-check code decoder with multi-rate capability. ASP-DAC 2005: 760-763 - [c49]Sambuddha Bhattacharya, Nuttorn Jangkrajarng, Chuanjin Richard Shi:
Template-driven parasitic-aware optimization of analog integrated circuit layouts. DAC 2005: 644-647 - [c48]Zhao Li, Chuanjin Richard Shi:
An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation. DATE 2005: 752-757 - [c47]Lei Yang, Hui Liu, Chuanjin Richard Shi:
VLSI implementation of a low-error-floor and capacity-approaching low-density parity-check code decoder with multi-rate capacity. GLOBECOM 2005: 6 - [c46]Lei Yang, Cherry Wakayama, Chuanjin Richard Shi:
Noise aware behavioral modeling of the E-Delta fractional-N frequency synthesizer. ACM Great Lakes Symposium on VLSI 2005: 138-142 - [c45]Bo Hu, Chuanjin Richard Shi:
Fast-yet-accurate PVT simulation by combined direct and iterative methods. ICCAD 2005: 495-501 - [c44]Bo Hu, Zhao Li, Lili Zhou, Chuanjin Richard Shi, Kwang-Hyun Baek, Myung-Jun Choe:
Model-compiler based efficient statistical circuit analysis: an industry case study of a 4 GHz/6-bit ADC/DAC/DEMUX ASIC. ISCAS (6) 2005: 5621-5624 - [c43]Vikram Jandhyala, Yasuo Kuga, David J. Allstot, Chuanjin Richard Shi:
Bridging Circuits and Electromagnetics in a Curriculum Aimed at Microelectronic Analog and Microwave Simulation and Design. MSE 2005: 45-46 - [c42]Roy Hartono, Nuttorn Jangkrajarng, Sambuddha Bhattacharya, Chuanjin Richard Shi:
Automatic Device Layout Generation for Analog Layout Retargeting. VLSI Design 2005: 457-462 - 2004
- [j13]Sheldon X.-D. Tan, Chuanjin Richard Shi:
Efficient approximation of symbolic expressions for analog behavioral modeling and analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(6): 907-918 (2004) - [c41]Zhao Li, Ravikanth Suravarapu, Roy Hartono, Sambuddha Bhattacharya, Kartikeya Mayaram, Chuanjin Richard Shi:
CrtSmile: a CAD tool for CMOS RF transistor substrate modeling incorporating layout effects. ASP-DAC 2004: 163-168 - [c40]Nuttorn Jangkrajarng, Sambuddha Bhattacharya, Roy Hartono, Chuanjin Richard Shi:
Multiple specifications radio-frequency integrated circuit design with automatic template-driven layout retargeting. ASP-DAC 2004: 394-399 - [c39]Sambuddha Bhattacharya, Nuttorn Jangkrajarng, Roy Hartono, Chuanjin Richard Shi:
Hierarchical extraction and verification of symmetry constraints for analog layout automation. ASP-DAC 2004: 400-405 - [c38]Guoyong Shi, Chuanjin Richard Shi:
Parametric reduced order modeling for interconnect analysis. ASP-DAC 2004: 774-779 - [c37]Sambuddha Bhattacharya, Nuttorn Jangkrajarng, Roy Hartono, Chuanjin Richard Shi:
Correct-by-construction layout-centric retargeting of large analog designs. DAC 2004: 139-144 - [c36]Bo Wan, Chuanjin Richard Shi:
Hierarchical Multi-Dimensional Table Lookup for Model Compiler Based Circuit Simulation. DATE 2004: 1310-1315 - [c35]Zhao Li, Chuanjin Richard Shi:
A coupled iterative/direct method for efficient time-domain simulation of nonlinear circuits with power/ground networks. ISCAS (5) 2004: 165-168 - [c34]Pavel V. Nikitin, Vikram Jandhyala, Daniel A. White, Nathan Champagne, John D. Rockway, Chuanjin Richard Shi, Chuanyi Yang, Yong Wang, Gong Ouyang, Rob Sharpe, John W. Rockway:
Modeling and Simulation of Circuit-Electromagnetic Effects in Electronic Design Flow. ISQED 2004: 244-249 - [c33]Bo Wan, Pavel V. Nikitin, Chuanjin Richard Shi:
Circuit level modeling and simulation of mixed-technology systems. SoCC 2004: 113-116 - 2003
- [j12]Sheldon X.-D. Tan, Chuanjin Richard Shi:
Efficient DDD-Based Interpretable Symbolic Characterization of Large Analog Circuits. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 86-A(12): 3110-3118 (2003) - [j11]Sheldon X.-D. Tan, Chuanjin Richard Shi:
Balanced multi-level multi-way partitioning of analog integrated circuits for hierarchical symbolic analysis. Integr. 34(1-2): 65-86 (2003) - [j10]Nuttorn Jangkrajarng, Sambuddha Bhattacharya, Roy Hartono, Chuanjin Richard Shi:
IPRAIL - intellectual property reuse-based analog IC layout automation. Integr. 36(4): 237-262 (2003) - [j9]Sheldon X.-D. Tan, Chuanjin Richard Shi:
Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(3): 277-284 (2003) - [j8]Sheldon X.-D. Tan, Chuanjin Richard Shi, Jyh-Chwen Lee:
Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(12): 1678-1684 (2003) - [c32]Sheldon X.-D. Tan, Chuanjin Richard Shi:
Efficient DDD-based term generation algorithm for analog circuit behavioral modeling. ASP-DAC 2003: 789-794 - [c31]Bo Wan, Bo P. Hu, Lili Zhou, Chuanjin Richard Shi:
MCAST: an abstract-syntax-tree based model compiler for circuit simulation. CICC 2003: 249-252 - [c30]Alicia Manthe, Zhao Li, Chuanjin Richard Shi:
Symbolic analysis of analog circuits with hard nonlinearity. DAC 2003: 542-545 - [c29]Alicia Manthe, Zhao Li, Chuanjin Richard Shi, Kartikeya Mayaram:
Symbolic Analysis of Nonlinear Analog Circuits. DATE 2003: 11108-11109 - [c28]Lei Yang, Chuanjin Richard Shi:
FROSTY: A Fast Hierarchy Extractor for Industrial CMOS Circuits. ICCAD 2003: 741-747 - [c27]Zhao Li, Chuanjin Richard Shi:
SILCA: Fast-Yet-Accurate Time-Domain Simulation of VLSI Circuits with Strong Parasitic Coupling Effects. ICCAD 2003: 793-800 - [c26]Sambuddha Bhattacharya, Chuanjin Richard Shi:
Concurrent logic and interconnect delay estimation of MOS circuits by mixed algebraic and Boolean symbolic analysis. ISCAS (4) 2003: 660-663 - [c25]Nuttorn Jangkrajarng, Sambuddha Bhattacharya, Roy Hartono, Chuanjin Richard Shi:
Automatic analog layout retargeting for new processes and device sizes. ISCAS (4) 2003: 704-707 - [c24]Pavel V. Nikitin, Winnie Yam, Chuanjin Richard Shi:
Parametric Equivalent Circuit Extraction for VLSI Structures. VLSI-SOC 2003: 198-203 - 2002
- [c23]Vikram Jandhyala, Yong Wang, Dipanjan Gope, Chuanjin Richard Shi:
Coupled Electromagnetic-Circuit Simulation of Arbitrarily-Shaped Conducting Structures Using Triangular Meshes. ISQED 2002: 38-42 - 2001
- [j7]Chuanjin Richard Shi, Sheldon X.-D. Tan:
Compact representation and efficient generation of s-expandedsymbolic network functions for computer-aided analog circuit design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 20(7): 813-827 (2001) - [c22]Sheldon X.-D. Tan, Chuanjin Richard Shi:
Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling. DAC 2001: 550-554 - [c21]Dragos Lungeanu, Chuanjin Richard Shi:
Distributed Event-Driven Simulation of VHDL-SPICE Mixed-Signal Circuits. ICCD 2001: 302-307 - [c20]Alicia Manthe, Chuanjin Richard Shi:
Lower Bound Based DDD Minimization for Efficient Symbolic Circuit Analysis. ICCD 2001: 374-379 - 2000
- [j6]Chuanjin Richard Shi, Sheldon X.-D. Tan:
Canonical symbolic analysis of large analog circuits withdeterminant decision diagrams. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 19(1): 1-18 (2000) - [j5]Sheldon X.-D. Tan, Chuanjin Richard Shi:
Hierarchical symbolic analysis of analog integrated circuits viadeterminant decision diagrams. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 19(4): 401-412 (2000) - [c19]Xiang-Dong Tan, Chuanjin Richard Shi:
Symbolic circuit-noise analysis and modeling with determinant decision diagrams. ASP-DAC 2000: 283-288 - [c18]Tao Pi, Chuanjin Richard Shi:
Analog-testability analysis by determinant-decision-diagrams based symbolic analysis. ASP-DAC 2000: 541-546 - [c17]Tao Pi, Chuanjin Richard Shi:
Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits. DAC 2000: 19-22 - [c16]Youcef Bourai, Chuanjin Richard Shi:
Layout Compaction for Yield Optimization via Critical Area Minimization. DATE 2000: 122-125 - [c15]Dragos Lungeanu, Chuanjin Richard Shi:
Parallel and Distributed VHDL Simulation. DATE 2000: 658-662
1990 – 1999
- 1999
- [j4]Chuanjin Richard Shi, Janusz A. Brzozowski:
A Characterization of Signed Hypergraphs and Its Applications to VLSI Via Minimization and Logic Synthesis. Discret. Appl. Math. 90(1-3): 223-243 (1999) - [j3]Chuanjin Richard Shi, Michael W. Tian:
Simulation and sensitivity of linear analog circuits under parameter variations by Robust interval analysis. ACM Trans. Design Autom. Electr. Syst. 4(3): 280-312 (1999) - [c14]Xiang-Dong Tan, Chuanjin Richard Shi:
Balanced Multi-Level Multi-Way Partitioning of Large Analog Circuits for Hierarchical Symbolic Analysis. ASP-DAC 1999: 1-4 - [c13]Youcef Bourai, Chuanjin Richard Shi:
Symmetry Detection for Automatic Analog-Layout Recycling. ASP-DAC 1999: 5-8 - [c12]Xiang-Dong Tan, Chuanjin Richard Shi, Dragos Lungeanu, Jyh-Chwen Lee, Li-Pen Yuan:
Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings. DAC 1999: 78-83 - [c11]Xiang-Dong Tan, Chuanjin Richard Shi:
Interpretable Symbolic Small-Signal Characterization of Large Analog Circuits using Determinant Decision Diagrams. DATE 1999: 448-453 - [c10]Dragos Lungeanu, Chuanjin Richard Shi:
Distributed simulation of VLSI systems via lookahead-free self-adaptive optimistic and conservative synchronization. ICCAD 1999: 500-504 - 1998
- [j2]Nihal J. Godambe, Chuanjin Richard Shi:
Behavioral Level Noise Modeling and Jitter Simulation of Phase-Locked Loops with Faults Using VHDL-AMS. J. Electron. Test. 13(1): 7-17 (1998) - [j1]Chuanjin Richard Shi, Janusz A. Brzozowski:
Cluster-cover a theoretical framework for a class of VLSI-CAD optimization problems. ACM Trans. Design Autom. Electr. Syst. 3(1): 76-107 (1998) - [c9]Chuanjin Richard Shi, Michael W. Tian:
Automatic Test Generation for Linear Analog Circuits under Parameter Variations. ASP-DAC 1998: 501-506 - [c8]Chuanjin Richard Shi, Xiang-Dong Tan:
Efficient derivation of exact s-expanded symbolic expressions for behavioral modeling of analog circuits. CICC 1998: 463-466 - [c7]Michael W. Tian, Chuanjin Richard Shi:
Efficient DC Fault Simulation of Nonlinear Analog Circuits. DATE 1998: 899-904 - [c6]Michael W. Tian, Chuanjin Richard Shi:
Nonlinear Analog DC Fault Simulation by One-Step Relaxation. VTS 1998: 126-131 - 1997
- [c5]Michael W. Tian, Chuanjin Richard Shi:
Rapid Frequency-Domain Analog Fault Simulation Under Parameter Tolerances. DAC 1997: 275-280 - [c4]Chuanjin Richard Shi, Xiang-Dong Tan:
Symbolic analysis of large analog circuits with determinant decision diagrams. ICCAD 1997: 366-373 - [c3]Nihal J. Godambe, Chuanjin Richard Shi:
Behavioral level noise modeling and jitter simulation of phase-locked loops with faults using VHDL-AMS. VTS 1997: 177-183 - 1995
- [c2]Chuanjin Richard Shi, Janusz A. Brzozowski:
A framework for the analysis and design of algorithms for a class of VLSI-CAD optimization problems. ASP-DAC 1995 - 1992
- [c1]Chuanjin Richard Shi, Janusz A. Brzozowski:
Efficient constrained encoding for VLSI sequential logic synthesis. EURO-DAC 1992: 266-271
Coauthor Index
Sheldon X.-D. Tan
aka: Xiang-Dong Tan
aka: Xiang-Dong Tan
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-12-10 20:49 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
