default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIEEE Open Journal of Circuits and Systems, Volume 2
Volume 2, 2021
- Gabriele Manganaro
:
New Year Editorial. 1-2 - Andreas Bytyn, Rainer Leupers, Gerd Ascheid:
ConvAix: An Application-Specific Instruction-Set Processor for the Efficient Acceleration of CNNs. 3-15 - Daniele Casagrande, Wieslaw Krajewski, Umberto Viaro:
Elementary Derivation of the Nyquist Criterion for Fractional-Order Feedback Systems. 16-22 - Ali Esmailiyan, Jianglin Du, Teerachot Siriburanon, Filippo Schembari, Robert Bogdan Staszewski:
Dickson-Charge-Pump-Based Voltage-to-Time Conversion for Time-Based ADCs in 28-nm CMOS. 23-31 - Ping-Hsuan Hsieh, Chun-Ming Hsu, Yunzhi Dong:
Introduction to the Special Section on High-Speed Wireline and Optical Communication Circuits and Systems. 32-33 - Abhishek Sahu, Khair Al Shamaileh, Peter H. Aaen, Said Abushamleh, Vijay K. Devabhaktuni:
A High-Frequency/Power Ratio Wilkinson Power Divider Based on Identical/Non-Identical Multi-T-Sections With Short-Circuited Stubs. 34-45 - Can Wang, Li Wang, Zhao Zhang, Milad Kalantari Mahmoudabadi, Weimin Shi, C. Patrick Yue:
A 52-Gb/s Sub-1-pJ/bit PAM4 Receiver in 40-nm CMOS for Low-Power Interconnects. 46-55 - Wei-Hsiang Ho, Yi-Hsun Hsieh, Boris Murmann, Wei-Zen Chen:
A 32 Gb/s PAM-4 Optical Transceiver With Active Back Termination in 40 nm CMOS Technology. 56-64 - Jhoan Salinas, Jeremy Cosson-Martin, Miad Laghaei, Hossein Shakiba, Ali Sheikholeslami:
Performance Comparison of Baseband Signaling and Discrete Multi-Tone for Wireline Communication. 65-77 - Behraz Vatankhahghadim, Nijwm Wary, James Bailey, Anthony Chan Carusone:
A Study of Discrete Multitone Modulation for Wireline Links Beyond 100 Gb/s. 78-90 - Shovon Dey, Aurangozeb, Masum Hossain:
Low-Latency Burst Error Detection and Correction in Decision-Feedback Equalization. 91-100 - Amany Kassem, Izzat Darwazeh:
Use of Negative Impedance Converters for Bandwidth Extension of Optical Transmitters. 101-112 - Warren J. Gross, Brett H. Meyer, Arash Ardakani:
Hardware-Aware Design for Edge Intelligence. 113-127 - Deepu John, Yongfu Li, Xinmiao Zhang:
Special Section on Edge AI and Accelerators. 128-130 - Po-Tsang Huang, I-Chen Wu, Chin-Yang Lo, Wei Hwang:
Energy-Efficient Accelerator Design With Tile-Based Row-Independent Compressed Memory for Sparse Compressed Convolutional Neural Networks. 131-143 - Hongjie Xu, Jun Shiomi, Hidetoshi Onodera:
MOSDA: On-Chip Memory Optimized Sparse Deep Neural Network Accelerator With Efficient Index Matching. 144-155 - Suhas Shivapakash, Hardik Jain, Olaf Hellwich, Friedel Gerfers:
A Power Efficiency Enhancements of a Multi-Bit Accelerator for Memory Prohibitive Deep Neural Networks. 156-169 - Gopal Raut, Shubham Rai, Santosh Kumar Vishvakarma, Akash Kumar:
RECON: Resource-Efficient CORDIC-Based Neuron Architecture. 170-181 - Nitheesh Kumar Manjunath, Aidin Shiri, Morteza Hosseini, Bharat Prakash, Nicholas R. Waytowich, Tinoosh Mohsenin:
An Energy Efficient EdgeAI Autoencoder Accelerator for Reinforcement Learning. 182-195 - Yu-Chuan Chuang, Yi-Ta Chen, Huai-Ting Li, An-Yeu Andy Wu:
An Arbitrarily Reconfigurable Extreme Learning Machine Inference Engine for Robust ECG Anomaly Detection. 196-209 - Yuzong Chen, Lu Lu, Bongjin Kim, Tony Tae-Hyoung Kim:
A Reconfigurable 4T2R ReRAM Computing In-Memory Macro for Efficient Edge Applications. 210-222 - Chuan Zhang, Liang Liu, Christoph Studer:
Guest Editorial Circuits, Systems, and Algorithms for Beyond 5G and Toward 6G. 223-225 - Neelam Singh, S. V. Sai Santosh, Sumit Jagdish Darak:
Toward Intelligent Reconfigurable Wireless Physical Layer (PHY). 226-240 - Jennifer Pearl Smith, John I. Bailey III, John Tuthill, Leandro Stefanazzi, Gustavo Cancelo, Ken Treptow, Benjamin A. Mazin:
A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC. 241-252 - Narges Mohammadi Sarband, Ema Becirovic, Mattias Krysander, Erik G. Larsson, Oscar Gustafsson:
Massive Machine-Type Communication Pilot-Hopping Sequence Detection Architectures Based on Non-Negative Least Squares for Grant-Free Random Access. 253-264 - Stefan A. Damjancevic, Emil Matús, Dmitry Utyansky, Pieter van der Wolf, Gerhard P. Fettweis:
Channel Estimation for Advanced 5G/6G Use Cases on a Vector Digital Signal Processor. 265-277 - Chance Tarver, Matthew Jordan Tonnemacher, Hao Chen, Jianzhong Zhang, Joseph R. Cavallaro:
GPU-Based, LDPC Decoding for 5G and Beyond. 278-290 - Keshab K. Parhi, Nanda K. Unnikrishnan:
Correction to "Brain-Inspired Computing: Models and Architectures". 291 - Gopal Raut, Shubham Rai, Santosh Kumar Vishvakarma, Akash Kumar:
Correction to "RECON: Resource-Efficient CORDIC-Based Neuron Architecture". 292 - Paolo Valerio Testa, László Szilágyi, Corrado Carta, Frank Ellinger:
A Complementary Ring Mixer Driven by a Single-Ended LO in 22-nm FD-SOI CMOS for K and Ka-Bands. 293-303 - Bojun Hu, Sanfeng Zhang, Xiangxin Pan, Xiangyu Zhao, Zhaoming Ding, Xiong Zhou, Shiheng Yang, Qiang Li:
Sampling and Comparator Speed-Enhancement Techniques for Near-Threshold SAR ADCs. 304-310 - João Roberto Raposo de Oliveira Martins, Ali Mostafa, Jérôme Juillard, Rachid Hamani, Francisco De Oliveira Alves, Pietro Maris Ferreira:
A Temperature-Aware Framework on gm/ID-Based Methodology Using 180 nm SOI From -40 °C to 200 °C. 311-322 - Raouf Hamzaoui, Noel E. O'Connor, Maria Trocan:
Guest Editorial Special Section on IEEE ICME 2020. 323-324 - M. Umair Mukati, Milan Stepanov, Giuseppe Valenzise, Søren Forchhammer, Frédéric Dufaux:
Improved Deep Distributed Light Field Coding. 325-337 - Roberto Gerson De Albuquerque Azevedo, Neil Birkbeck, Ivan Janatra, Balu Adsumilli, Pascal Frossard:
Multi-Feature 360 Video Quality Estimation. 338-349 - Robert A. Cohen, Hyomin Choi, Ivan V. Bajic:
Lightweight Compression of Intermediate Neural Network Features for Collaborative Intelligence. 350-362 - Antroy Roy Chowdhury, Shovan Maity, Shreyas Sen:
Theoretical Analysis of Multi Integrating RX Front-Ends for Lossy Broad-Band Channels. 363-379 - Yu Wu, Farnaz Fahimi Hanzaee, Dai Jiang, Richard H. Bayford, Andreas Demosthenous:
Electrical Impedance Tomography for Biomedical Applications: Circuits and Systems Review. 380-397 - Gaurav Jha, Mahmoud A. A. Ibrahim, Marvin Onabajo:
Analysis and Experimental Validation of Large-Signal Linearization for Low-Power Complex OTA-C Filters. 398-406 - Simon Wiedemann, Suhas Shivapakash, Daniel Becking, Pablo Wiedemann, Wojciech Samek, Friedel Gerfers, Thomas Wiegand:
FantastIC4: A Hardware-Software Co-Design Approach for Efficiently Running 4Bit-Compact Multilayer Perceptrons. 407-419 - Mojtaba Bagheri, Filippo Schembari, Hashem Zare-Hoseini, Robert Bogdan Staszewski, Arokia Nathan:
Interchannel Mismatch Calibration Techniques for Time-Interleaved SAR ADCs. 420-433 - Gabriele Manganaro:
Editorial on the Special Section on the 2021 IEEE International Symposium on Integrated Circuits and Systems. 434-435 - Zhaobo Zhang, Chenchang Zhan, Man-Kay Law, Yang Jiang, Pui-In Mak, Rui Paulo Martins:
A High-Efficiency Dual-Antenna RF Energy Harvesting System Using Full-Energy Extraction With Improved Input Power Response. 436-444 - Marcel Jotschke, Peter Reichel, Wilmar Carvajal Ossa, Jeongwook Koh, Torsten Reich, Christian Mayr:
Flexible Multi-Channel Analog-Frontend for Ultra-Low Power Environmental Sensing. 445-456 - Jiachen Xu, Yuyi Shen, Ethan Chen, Vanessa Chen:
Bayesian Neural Networks for Identification and Classification of Radio Frequency Transmitters Using Power Amplifiers' Nonlinearity Signatures. 457-471 - Pao-Pao Ho, Chiao-En Chen, Yuan-Hao Huang:
Low-Latency Lattice-Reduction-Aided One-Bit Precoding Processor for 64-QAM 4×64 MU-MIMO Systems. 472-484 - Kasem Khalil, Omar Eldash, Ashok Kumar, Magdy A. Bayoumi:
Self-Healing Router Approach for High-Performance Network-on-Chip. 485-496 - Francesco Centurelli, Alessandro Fava, Giuseppe Scotti, Alessandro Trifiletti:
A Detailed Model of the Switched-Resistor Technique. 497-507 - Paolo Valerio Testa, Vincent Rieß, Corrado Carta, Frank Ellinger:
A 130 nm-SiGe-BiCMOS Low-Power Receiver Based on Distributed Amplifier Techniques for Broadband Applications From 140 GHz to 200 GHz. 508-519 - Hayato Yoshida, Yusaku Shiotsu, Daiki Kitagata, Shuu'ichirou Yamamoto, Satoshi Sugahara:
Ultralow-Voltage Retention SRAM With a Power Gating Cell Architecture Using Header and Footer Power-Switches. 520-533 - Hamoud Younes, Ali Ibrahim, Mostafa Rizk, Maurizio Valle:
An Efficient Selection-Based kNN Architecture for Smart Embedded Hardware Accelerators. 534-545 - Dimitri Galayko, Luciano Volcan Agostini:
Guest Editorial Special Section on IEEE ICECS 2020. 546-547 - Elena Blokhina, Andrii Sokolov, Panagiotis Giounanlis, Xutong Wu, Imran Bashir, Dirk Leipold, Robert Bogdan Staszewski, Angelo Brambilla, Federico Bizzarri:
Towards the Co-Simulation of Charge Qubits: A Methodology Grounding on an Equivalent Circuit Representation. 548-563 - Marcel Moscarelli Corrêa, Mário Saldanha, Alex Borges, Guilherme Corrêa, Daniel Palomino, Marcelo Schiavon Porto, Bruno Zatt, Luciano Agostini:
AV1 and VVC Video Codecs: Overview on Complexity Reduction and Hardware Design. 564-576 - Ming Zhang, Nicolas Llaser:
Review of Resonator's Q-Factor Measurement With Focus on Design of Analog and Mixed Circuits for In-Situ Measurement. 577-586 - Josep Maria Sánchez-Chiva, Juan Valle, Daniel Fernández, Jordi Madrenas:
A Test Setup for the Characterization of Lorentz-Force MEMS Magnetometers. 587-596 - Shantanu Mehta, Roberto Pelliconi, Christophe Erdmann, Vincent O'Brien, Brendan Mullane:
Comparison of High-Order Programmable Mismatch Shaping Bandpass DEM Implementations Applicable to Nyquist-Rate D/A Converters. 597-610 - Zhibo Chen, Christian Herglotz, Marco Cagnazzo:
Editorial to the Special Section on Optimized Image/Video Coding Based on Deep Learning. 611-612 - Yung-Han Ho, Chih-Chun Chan, Wen-Hsiao Peng, Hsueh-Ming Hang, Marek Domanski:
ANFIC: Image Compression Using Augmented Normalizing Flows. 613-626 - Zhao Zan, Chao Liu, Heming Sun, Xiaoyang Zeng, Yibo Fan:
Learned Image Compression With Separate Hyperprior Decoders. 627-632 - Michael Schäfer, Sophie Pientka, Jonathan Pfaff, Heiko Schwarz, Detlev Marpe, Thomas Wiegand:
Rate-Distortion Optimized Encoding for Deep Image Compression. 633-647 - Kaitian Qiu, Lu Yu, Daowen Li:
Codec-Simulation Network for Joint Optimization of Video Coding With Pre- and Post-Processing. 648-659 - Kang Liu, Dong Liu, Li Li, Houqiang Li:
Context-Adaptive Inverse Quantization for Inter-Frame Coding. 660-674 - Shurun Wang, Zhao Wang, Shiqi Wang, Yan Ye:
End-to-End Compression Towards Machine Vision: Network Architecture Design and Optimization. 675-685 - Dean-Chang Ash Ling, Min-Shan Tsai, Dean-An Ling, Shang-Ho Tsai:
Predicting Ventricular Defibrillation Results Using Learning Models: A Design Practice and Performance Analysis. 686-699 - Yong Lian, Xiaojun Guo:
Guest Editorial Circuits and Systems for Flexible Electronics. 700-701 - Tianyiyi He, Chengkuo Lee:
Evolving Flexible Sensors, Wearable and Implantable Technologies Towards BodyNET for Advanced Healthcare and Reinforced Life Quality. 702-720 - Luominghao Pan, Mingyi Chen, Yifei Chen, Siyao Zhu, Yan Liu:
An Energy-Autonomous Power-and-Data Telemetry Circuit With Digital-Assisted-PLL-Based BPSK Demodulator for Implantable Flexible Electronics Applications. 721-731 - Shelby Critcher, Todd J. Freeborn:
Flexible PCB Failures From Dynamic Activity and Their Impacts on Bioimpedance Measurements: A Wearable Case Study. 732-742 - Mohammad Zulqarnain, Eugenio Cantatore:
Analog and Mixed Signal Circuit Design Techniques in Flexible Unipolar a-IGZO TFT Technology: Challenges and Recent Trends. 743-756 - Ce Ma, Qing Zhang, Yuxin Ji, Lining Hu, Yaxin Liu, Kaiquan Chen, Jian Zhao, Yongfu Li:
IGZO-TFT-PDK: Thin-Film Flexible Electronics Design Kit, Standard Cell and Design Methodology. 757-765 - Leonel Sousa, Farhana Sheikh, Amine Bermak:
Editorial on the Special Section on Algorithms, Circuits, and Systems for Signal Processing at the Edge. 766-768 - Aurelien Bloch, Simone Casale-Brunet, Marco Mattavelli:
Methodologies for Synthesizing and Analyzing Dynamic Dataflow Programs in Heterogeneous Systems for Edge Computing. 769-781 - Naoya Onizawa, Akira Tamakoshi, Takahiro Hanyu:
Hardware Acceleration of Large-Scale CMOS Invertible Logic Based on Sparse Hamiltonian Matrices. 782-791 - Thomas Choi, Masaaki Ito, Issei Kanno, Jorge Gomez-Ponce, Colton Bullard, Takeo Ohseki, Kosuke Yamazaki, Andreas F. Molisch:
Energy Efficiency of Uplink Cell-Free Massive MIMO With Transmit Power Control in Measured Propagation Channel. 792-804 - Seyyed Hasan Mozafari, James J. Clark, Warren J. Gross, Brett H. Meyer:
Implementing Convolutional Neural Networks Using Hartley Stochastic Computing With Adaptive Rate Feature Map Compression. 805-819 - Gian Marti, Oscar Castañeda, Christoph Studer:
Jammer Mitigation via Beam-Slicing for Low-Resolution mmWave Massive MU-MIMO. 820-832 - Mohammed Aamir, Somya Sharma, Anuj Grover:
ChaCha20-in-Memory for Side-Channel Resistance in IoT Edge-Node Devices. 833-842 - Kyungmi Lee, Anantha P. Chandrakasan:
Understanding the Energy vs. Adversarial Robustness Trade-Off in Deep Neural Networks. 843-855 - Jeremy Cosson-Martin, Hossein Shakiba, Ali Sheikholeslami:
Timing Recovery and Adaptive Equalization for Discrete Multi-Tone Signalling in Wireline Applications. 856-868
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-01-26 23:35 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
