A CMOS transceiver for DRAM bus system with a demultiplexed equalization scheme

A CMOS transceiver for DRAM bus system with a demultiplexed equalization scheme | IEEE Journals & Magazine | IEEE Xplore