On the nature and inadequacies of transport timing delay constructs in VHDL descriptions | IEEE Journals & Magazine | IEEE Xplore
  翻译: