Reducing interconnection resource overhead in nano-scale FPGAs through MVL signal systems | IEEE Conference Publication | IEEE Xplore
  翻译: