Scaling the Performance of Tiled Processor Architectures with On-Chip-Network Topology

Scaling the Performance of Tiled Processor Architectures with On-Chip-Network Topology | IEEE Conference Publication | IEEE Xplore