A comprehensive fault model for deep submicron digital circuits | IEEE Conference Publication | IEEE Xplore
  翻译: