A hybrid BIST architecture and its optimization for SoC testing | IEEE Conference Publication | IEEE Xplore

A hybrid BIST architecture and its optimization for SoC testing | IEEE Conference Publication | IEEE Xplore

翻译：