Interconnect Challenges for 3D Multi-cores: From 3D Network-on-Chip to Cache Interconnects

Interconnect Challenges for 3D Multi-cores: From 3D Network-on-Chip to Cache Interconnects | IEEE Conference Publication | IEEE Xplore