Opens in a new windowOpens an external websiteOpens an external website in a new window
This website utilizes technologies such as cookies to enable essential site functionality, as well as for analytics, personalization, and targeted advertising. To learn more, view the following link: Privacy Policy
A spur-reduction technique in a fully integrated CMOS frequency synthesizer for 5-GHz WLAN SOC | IEEE Conference Publication | IEEE Xplore