PATENT SPECIFICATION

(11)1 562 095

(21) Application No. 48330/76 (22) Filed 19 Nov. 1976

(31) Convention Application No. 633602 (32) Filed 20 Nov. 1975 in

(33) United States of America (US)

Complete Specification Published 5 Mar. 1980 (44)

(51)INT. CL. 3 H01L 21/04

(52)Index at Acceptance H1K 1AA9 1CA 1CB 3E1M 3E5A 3P5 3T1C 3T9 3U6A 5C3A 8PC 9D1 9E 9F 9N2 9N3 MW

(72) Inventor: LEOPOLDO DY YAU



(71) We, WESTERN, ELECTRIC COMPANY, INCORPORATED of 222 (formerly of 195 Broadway, New York City, New York State, United States of America, a Corporation organised and existing under the laws of the State of New York, United States of America, do hereby declare the invention for which we pray a patent may be granted to us, and the method by which it is to be performed, to be particularly described in and by the following statement:-

The invention relates to methods of making semiconductor devices and, more particularly, to a technique for achieving submicron control of lateral doping profiles in

such devices.

It is known to fabricate microwave bipolar transistors using the so-called self-alignedemitter process, as described, for example, in "Low-Noise Implanted-Base Microwave Transistors" by J.A. Archer, Solid State Electronics, Vol. 17, pp.387-393, 1974. To maximize the signal-to-noise ratio of such a transistor, the total base resistance of the unit must be reduced to a minimum while at the same time maintaining a sufficient current gain. In such a device, the base typically comprises inactive and active regions. The total base resistance is the sum of the resistances of these two base regions. To keep the current gain constant the resistance of the active base region can be reduced only by reducing the width of the emitter stripe of the device. The resistance of the inactive base region is reduced by establishing a relatively high doping concentration in that region.

In a typical self-aligned-emitter transistor as originally proposed, the emitter and inactive base regions are directly adjacent to each other. If the inactive base region is relatively heavily doped, its adjacency to the emitter which is also heavily doped gives rise to a so-called soft emitter-base junction which, for many applications of practical interest, is an undesirable feature of the device. (A soft junction is one that exhibits a relatively high leakage current and a relatively low breakdown voltage).

One proposal for improving the characteristics of the emitter-to-base junction of a self-aligned-emitter transistor is to include in the device a so-called buffer base region. (See, for example, "A New Submicron Emitter Formation with Reduced Base Resistance for Ultra High Speed Devices" by H. Kamioka et al, *IEDM Technical Digest*, pp. 279-282, 1974). This buffer portion is sandwiched bettween the relatively lightly doped active base region and the relatively heavily doped inactive base region. The impurity concentration in the buffer portion is typically intermediate those of the active and inactive base regions. Since the width of the buffer portion is typically very small (for example, less than 0.3 microns) its inclusion in the device does not contribute significantly to the total base resistance.

The technique described in the aforecited Kamioka et al article for achieving a buffer base region in a self-aligned-emitter transistor has the disadvantage that is requires the controlled chemical etching of four deposited layers. In addition, an undercutting step of the type specified by Kamioka et al has been found to be difficult to control in a

predictable and reproducible way.

Accordingly, the need arose for a technique that would permit the formation of a buffer base region in a self-aligned-emitter transistor in a simple but easily reproducible manner. Moreover, it was recognised that such a technique if available would also be useful to control lateral doping profiles in a variety of other semiconductor device.

According to the present invention there is provided a method of making a semiconductor device including: forming a pattern of resist material on a semiconductor substrate; using the pattern as a mask to form doping regions in portions of the substrate not

55



15

20

25

30

35

40

45

50

55

60

65

masked by the resist material the said doping regions including adjacent regions laterally separated by a masked portion so that the lateral spacing of the adjacent regions is approximately equal to the width of the portion of resist material overlying the masked portion;

subsequently to forming the doping regions, trimming the pattern by a predetermined amount to reduce the width of at least the

said portion of resist material;

and, subsequently to the trimming, using at least the said portion of resist material as a mask for further processing.

Specific methods embodying the invention will now be described by way of example and with reference to the accompanying draw-

ings, in which:-

Figures 1 to 5 are sectional side views of a portion of a specific illustrative semiconductor device in successive states of construction by a method in accordance with the present invention.

For purposes of a specific example, the invention will be described herein in the context of making a particular microwave bipolar transistor of the self-aligned-emitter type. However, other practical devices may of course be made.

In Figure 1 a conventional epitaxial layer 10 is shown formed on an N-type silicon substrate 12. Illustratively, the layer 10 is 2.5 to 3.5 microns thick (in the y direction) and is arsenic doped to a concentration of about 5 x 10¹⁴ arsenic atoms per cubic centimeter. Deposited on the layer 10 is a passivating layer 14, of, for example, silicon dioxide which is approximately 250 Angstroms thick. On top of the silicon dioxide is a layer 16 of silicon nitride about 1,000 Angstroms thick.

By conventional methods well known in the art, a layer of photo- or electron-resist material of either the positive or negative type is deposited on the layer 16 of Figure 1 and then selectively irradiated and processed to form a prescribed pattern. Such a pattern is shown in Figure 1 in the form of a bar 18 whose x, y and z dimensions are approximately 1.5 microns, 1 micron and 37 mic-

rons, respectively.

The resist bar or pattern 18 serves as a mask to prevent charged atoms (ions) directed at the top surface of the Figure 1 structure from being injected into the portion of the epitaxial layer 10 that lies under the resist pattern 18. Such injection or ion implantation, which is well-known technique (see, for example, "Ion Implantation", by W.L. Brown and A.U. Mac Rae, Bell Laboratories Record, pp. 389, 394, November, 1975) may be easily designed to penetrate the layers 16 and 14 and to modify the properties of specified portions of the layer 10. Alternatively, those portions of the

layer 16 not covered by the resist pattern 18 may be removed before carrying out the ion

implantation step.

More specifically, as shown in Figure 2, P+ inactive base regions 20 and 22 are formed in the epitaxial layer 10 by conventional ion implantation techniques. Illustratively, the implantation of the regions 20 and 22 may be accomplished by directing a dose of 5 x 10¹⁵ boron ions per square centimeter at an energy of 60,000 electron volts at the top surface of the Figure 2 structure. Alternatively, by first removing those portions of the layer 16 not covered by the resist pattern 18, the regions 20 and 22 may be formed by ion implantation at the above-specified dose but at a reduced energy of only 20,000 electron volts. In either case this relatively highdosage ion implantation step establishes in the layer 10 inactive base regions 20 and 22 that exhibit a relatively low resistance characteristic.

The next step in the fabrication process is to trim the width of the resist pattern 18 of Figure 2 by a predetermined amount. Advantageously, this is done by the technique known as plasma etching which is a simple dry process by means of which the desired trimming of the resist pattern may ordinarily be achieved in a matter of only several minutes. Plasma etching, which is a standard procedure well known in the are, is described, for example, in "A Plasma Oxidation Process For Removing Photoresist Films", by S.M. Irvin, Solid-State Technology, Vo. 14(6), pp. 47-51, June 1971.

Illustratively, the resist pattern 18 of Figure 2 is trimmed in an oxidizing plasma. The

trimming step may be carried out, for example, by utilizing an International Plasma Corporation Model 2005 plasma etching apparatus or other equivalent equipment. By placing the specimen to be etched, in an oxygen plasma at a pressure of about 1 torr, precisely-controlled submicron trimming of the resist material is achieved. At 40°C and at a power setting of 300 watts, a typical etch rate established in apparatus for a negative resist material such as poly(glycidyl methacrylate-co-ethyl acrylate) (COP) was determined to be 0.1 microns per minute. Thus, to achieve an inactive buffer base region having a width of 0.2 to 0.5 microns, a total etching time in the range of only about 2 to 5 minutes is required.

Isotropic plasma etching of the resist material is carried out in the manner described above. After being trimmed by, for example 0.25 microns in both width and height, the resist pattern has the form shown in Figure 3. The original resist pattern 18 is shown in dashed lines and the trimmed pattern is designated by reference numeral 24.

Before proceeding to ion implant the buffer base regions 26 and 28 shown in Figure 3,

95

100

110

105

115

120

125

25

35

55

60

65

is is advantageous but not absolutely necessary to remove those portions of the silicon nitride layer 16 that are not masked by the trimmed resist pattern 24. This may be done, for example, in a standard way in the afore mentioned plasma etching apparatus in a differential etching step in which the unmasked portions of the layer 16 are attacked but in which the pattern 24 is virtually intact. For 10 example, by placing the Figure 3 structure inside the radiofrequency shield of the aforedescribed plasma etching apparatus in a 0.5-torr atmosphere of 96 percent carbon fluoride and 4 percent oxygen, at a power setting of 100 watts, the unmasked portions of the silicon nitride layer 16 are removed. Typically, only 1 to 2 minutes are required for such removal. (The original top surface of the removed portions of the layer 16 is indicated in Figure 3 by dot-dash lines). At that point in the fabrication process, only the resist pattern 24 and a silicon nitride portion 30 directly underlying the pattern 24 remain on the layer 14.

Next, the P-type buffer base regions 26 and 28 of Figure 3 are formed by a boron implant at, for example, a dose of 1 x 10¹⁴ ions per square centimeter at an energy of 10,000 electron volts. Alternatively, before forming the buffer regions 26 and 28, the resist material 24 may be removed from the silicon nitride region 30 by, for example, plasma etching or conventional wet chemical means. In that case, in a single ion implantation step both the buffer regions 26 and 28 and the active base region may be formed. This active base region, which is not shown in Figure 3 but which will be further specified below and represented in Figure 5, is formed under the region 30 in the layer 10 between the regions 26 and 28.

Assume, however, for purposes of a specific illustrative example that the resist 24 of Figure 3 remains on the structure as a masking pattern and that therefore only the buffer regions 26 and 28 are formed by the above-described ion implantation step. Thereafter, the pattern 24 is removed in the manner specified above and a relatively thick layer of silicon dioxide is thermally grown in a conventional way on those portions of the original silicon dioxide layer 14 that are not masked by the silicon nitride portion 30. The resulting structure is shown in Figure 4 wherein the silicon dioxide layer 32 has its original thickness of about 250 Angstroms directly under the silicon nitride portion 30 and a thickness d of about 1500 Angstroms in other portions therof.

During the entire processing cycle described above, particularly during the oxide-growing step, some lateral diffusion of the implanted P regions takes place. This has been represented in Figure 4 by showing that the gap g between the buffer base regions 26 and 28 is slightly less than the width of the portion 30. Additionally, the gap h shown in Figure 4 is slightly less than the idealized gap indicated in Figure 2 as having been originally established between the regions 20 and

In some fabrication procedures, the lateral movement of the facing boundaries of the originally formed regions 20 and 22 of Figure 2 is exactly predictable and reproducible. In such case, the above-described implant step that forms the buffer base regions 26 and 28 (see Figure 3) may actually be eliminated. Lateral movement of some of the impurities originally implanted into the regions 20 and 22 will in effect form the relatively lightlydoped buffer regions. Regardless of the manner in which the buffer base regions are formed, the aforedescribed reduction in size of the resist pattern is controlled to achieve a trimmed resist pattern whose width approximates the final gap that exists between the facing boundaries of the buffer regions. Accordingly, in either case the width of the silicon nitride portion 30 shown in Figure 4 will also approximate that gap.

The silicon nitride portion 30 of Figure 4 and the relatively thin layer of silicon dioxide directly thereunder are then etched away. Some part of the relatively thick layer 32 of silicon dioxide is also thereby etched but a substantial part of the layer 32 remains on the structure. This remaining part is shown in Figure 5 and designated by reference numeral 34. A window or opening of width w in the remaining layer 34 is available for successively implanting in the layer 10 self-aligned active base and emitter regions in a manner well known in the art. Illustratively, an active P-type base region 36 is implanted in the layer 10 by directing 5 x 10¹³ boron ions per square centimeter at an energy of 3,000 electron volts through the window in the layer 34. Subsequently, to form an N⁺-type emitter region 38, 2 x 10¹⁵ arsenic ions per square centimeter at an energy of 50,000 electron volts are directed through the specified window. In addition, as is well known in the art, an annealing step may follow each of the base and emitter implanting steps thereby to relieve any crystal disorders in the layer 10 resulting from ion bombardment and, at the same time, to drive in (downwards in Figure 5) the impurities in regions 36 and 38.

In Figure 5 a portion of the buffer regions 26 and 28 is interposed between the emitter region 38 and the inactive base regions 20 and 22. For the reasons stated earlier above, such a structure, wherein the relatively heavily doped inactive base and emitter regions are separated by the relatively lightly-doped buffer regions, exhibits advantageous device characteristics.

Electrical contacts to the base and emitter regions of the structure shown in Figure 5 are

70

80

75

85

90

95

100

105

110

115

120

125

35

made in a conventional way. Thus, for example, openings (represented by dashed lines) may be made in the layer 34 and a suitable conductive material (represented by dotdash lines) applied to the device to contact the inactive base regions 20 and 22. These conductive members in contact with the regions 20 and 22 are designated by reference numerals 40 and 42. Similarly, a conductive member 44 is formed on the structure to establish electrical contact with the emitter region 38. A suitable collector electrode connection may be made to the substrate 12.

Although emphasis above has been directed to the fabrication of a self-aligned-emitter bipolar transistor, it is to be understood that the method is also applicable to

making other types of devices.

In making an insulated-gate field-effect transistor (IGFET) device, a patterned layer of polysilicon covered by a correspondingly patterned layer of resist material may be utilized as a mask for implanting source and drain regions in a semiconductive body. During subsequent conventional processing steps, the vertical facing edges of the implanted regions tend in practice to move laterally toward each other. Accordingly, the poly-silicon layer, which is intended to serve as the gate electrode of the device, overlies portions of the source and drain regions. This gives rise to undesirable parasitic capacitance effects which limit the high-frequency characteristics of the device and, in addition can cause low voltage punch-through on short-channel IGFETs.

In this case, the resist pattern on the polysilicon layer of a structure that is to be processed to form an IGFET device is initially made wider than the desired final width of the gate electrode. After plasma etching of the polysilicon that is not masked by the resist, source and drain regions are ion implanted in the device in a conventional way using the resist pattern and the remaining polysilicon as a composite mask member. Then the resist pattern is trimmed in the precisely controlled manner specified above to compensate for the expected lateral movement of the implanted source and drain regions. In other words, the resist is trimmed so that its width corresponds nearly exactly to the final spacing that will exist, after processing, between the facing edges of the source and drain regions. Next, by using the trimmed resist material as a mask, the exposed polysilicon is etched so that its width corresponds to that of the trimmed resist, whereby the width of the polysilicon is then less than the initial distance established between the implanted source and drain regions. Then the resist material is removed and the subsequent processing is carried out such that the final edges of the source and drain regions are nearly in exact alignment with the

polysilicon gate. In this way in IGFET device having advantageous characteristics is easily and reproducibly achieved. Moreover, other devices such as, for example, Schottky-barrier FETs and junction-gate FETs may be constructed by following similar steps. In the Schottky-barrier and junction-gate FETs wherein the source and drain regions are typically heavily implicated to reduce resistance, a buffer region similar to that established in the above-described bipolar transistor process will avoid low voltage breakdown between the gate and the beavily implanted source and drain regions.

It will be appreciated that although the main emphasis herein has been directed to trimming a resist material by the advantageous technique of plasma etching in an oxidizing atmosphere, it is to be understood that other techniques, for example wet chemical etching, are available as alternatives for carrying out the trimming step.

WHAT WE CLAIM IS:-

1. A method of making a semiconductor device including:

forming a pattern of resist material on a semiconductor substrate; using the pattern as a mask to form doping regions in portions of the substrate not masked by the resist material the said doping regions including adjacent regions laterally separated by a masked portion so that the lateral spacing of the adjacent regions is approximately equal to the width of the portion of resist material overlying the masked portion;

subsequently to forming the doping regions, trimming the pattern by a predetermined amount to reduce the width of at least the said portion of resist material;

and, subsequently to the trimming, using at least the said portion of resist material as a

mask for further processing.

2. A method as claimed in claim 1 wherein the region-forming step comprises ion-implanting regions of a conductivity type opposite to that of the substrate.

3. A method as claimed in claim 1 or claim 2 wherein the pattern is formed over a first layer on the substrate, and the said further processing includes using at least the said portion of resist material as a mask to remove portions of the first layer not masked by the resist material laving on the body a portion of the first layer whose width corresponds to the said reduced width of the said portion and then removing the resist material.

4. A method as claimed in any of claims 1 to 3 wherein the amount by which the width of the resist pattern is reduced corresponds to the lateral movement of the adjacent regions towards each other occurring during fabrication of the device.

5. A method as claimed in claim 3 wherein the first layer comprises a layer of

70

75

80

85

85

90

95

100

105

110

115

120

125

130

10

15

20

25

30

35

40

45

50

silicon nitride.

6. A method as claimed in claim 3 wherein the first layer comprises a layer of

polysilicon.

7. A method as claimed in claim 5, further including growing a layer of silicon dioxide on surface portions of the body that are not covered with the first layer after the said removal of unmasked portions of the first layer.

8. A method as claimed in claim 7, wherein the remaining portion of silicon nitride is removed to form a window in the silicon dioxide and then implanting dopant ions through the window into the substrate.

9. A method of making a bipolar transistor as claimed in claim 2 or any of claims 3, 5, 7 and 8 as dependent on claim 2 wherein the said ion-implanted regions of claim 2 constitute inactive base regions, and the further processing includes using the said portion of resist material as a mask for further ion implantation to form buffer base regions at edges of the inactive base regions exposed by the trimming of the said portion of resist material, the buffer base regions having the same conductivity type as but lower conductivity than the inactive base regions, and subsequently forming an active base regior spanning the buffer base regions and having the same conductivity type as but lower conductivity than the buffer base regions, and ar emitter region of opposite conductivity type to and overlying the active base region bu not overlapping the inactive base regions.

10. A method as claimed in claim 9 as dependent on claim 8 wherein the ior implantation through the window comprises the formation of the active base and emitter

regions.

11. A method of making a semiconductor device substantially as hereinbefore described with reference to and illustrated in Figures 1-5 of the accompanying drawings.

12. A semiconductor device formed according to the method of any one of claims 1-9.

DR. C.M.K. WATTS, Chartered Patent Agent, Western Electric Company Incorporated, 5, Mornington Road, Woodford Green, Essex.


Agent for the Applicant.


Printed for Her Majesty's Stationery Office, by Croydon Printing Company Limited, Croydon, Surrey, 1980. Published by The Patent Office. 25 Southampton Buildings, London, WC2A 1AY, from which copies may be obtained.

COMPLETE SPECIFICATION

2 SHEETS

This drawing is a reproduction of the Original on a reduced scale Sheet 1





2 SHEETS This drawing is a reproduction of the Original on a reduced scale Sheet 2

