

This book was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability for the accuracy, completeness, or usefulness of any information, advice, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, is not to be construed as an endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

A SEM TECHNIQUE FOR EXPERIMENTALLY LOCATING LATCH-UP PATHS IN INTEGRATED CIRCUITS*

P. V. Dressendorfer (505) 844-3274 CONF-800703--1
M. G. Armendariz (505) 844-2659

Sandia National Laboratories
Albuquerque, New Mexico

MASTER

Latch-up in present bulk CMOS integrated circuits can be prevented by processing techniques such as lifetime control (gold doping¹ and neutron irradiation²), the use of epitaxial substrates³, or by design layout techniques. In order to employ design solutions it is necessary to locate and analyze the latch-up paths in a given design; this analysis is complicated by the enormous number of possible paths present. Prevention of latch-up is presently accomplished primarily through processing techniques. These were easily found and proved to be effective generic solutions. The determination of actual latch paths has not been necessary.

However, future small geometry circuits may prove immune to some processing techniques for latch-up prevention. Thus, the use of design layout solutions may become necessary to achieve latch-up control. This will require a practical technique for experimentally determining the latch paths in a design so that the layout can be corrected.

We present here a technique for using the scanning electron microscope (SEM) in the electron-beam-induced current (EBIC) mode to delineate latch-up paths in CMOS ICs. In the EBIC mode, the current produced by the collection and separation of the electron-beam-generated electron-hole pairs in the space charge regions of the device is measured and used to form an image. Since the collection of these carriers is dependent on space charge region width (and thus junction potential), anything that alters the depletion layer width will affect the collection efficiency. In particular, in a latch condition the junctions involved in the latch will be biased differently from those which are not, and thus the EBIC signal from those regions should be measurably different.

A simplified schematic of the circuit used in this technique is shown in Fig. 1. The EBIC current amplifier is connected between V_{SS} and V_{DD} , i.e., across the p-well/substrate junction, since this junction must be involved in the latch somewhere on the chip. The chip is latched by applying a voltage between any pads through which a latch can be

*This work supported by the U.S. Department of Energy.

induced; in the figure the voltage is applied between V_{DD} and V_{SS} , as is usually done to induce latch-up through overvoltage stress. The coupling capacitor at the current amplifier input is necessary to prevent saturation of the amplifier from the applied DC voltage.

To validate the technique, it was employed on the RCA CD4007 where latch paths can be easily determined from consideration of the layout and applied bias. Fig. 2 shows the EBIC picture obtained when the circuit is not latched. Figure 3 is the image when the chip is latched by applying a positive voltage to the input protection diode at pin 3 and a negative voltage to the n^+ source at pin 9 (see Fig. 4 where the EBIC photograph is superimposed on a secondary electron image showing the chip topography). The areas of the chip involved in the latch show up clearly as the brightest areas in this EBIC mode; when the 4007 is latched through a different input or output, different areas then become bright. The EBIC image obtained is very different from that for the unlatched chip (Fig. 2), or that for an avalanching junction.

That this technique is readily adaptable to an LSI circuit is shown in Fig. 5; a commercial 1K RAM was latched by overvoltage stress with all inputs at ground. The superimposed secondary electron and EBIC image shows clearly the latched area near the output buffer; a magnification of the latched area is shown in Fig. 6.

The experimental technique will be discussed in further detail, as will results for LSI circuits indicating where latch paths were found and the associated design implications.

References

1. Dawes, W. R. and Derbenwick, G. F., IEEE Trans. on Nuclear Science, NS-23, pp. 2027-2030, December 1976.
2. Adams, J. R. and Sokel, R. J., IEEE Trans. on Nuclear Science, NS-26, pp. 5069-5073, December 1979.
3. Ochoa, A., Dawes, W. R. and Estreich, E., IEEE Trans. on Nuclear Science, NS-26, pp. 5065-5068, December 1979.




Figure 1. Schematic of EBIC Circuit for Detection of Latch-Up Paths




Figure 2. EBIC Image of the CD4007 in Unlatched Condition



Figure 3. EBIC Image of the CD4007 when Latched Between Pins 3 and 9.




Figure 4. Superimposed Secondary Electron and EBIC Images of the CD4007 when Latched Between Pins 3 and 9.




Figure 5. Superimposed Secondary Electron and EBIC Images of a Commercial 1K RAM when Latched by Overvoltage stress.



Figure 6. Enlargement of Latched Output Buffer Area from Fig. 5.