# Exploiting Reversibility in the Complete Simulation of Reversible Circuits

Robert Wille<sup>\*†</sup> Simon Stelter<sup>\*</sup> Rolf Drechsler<sup>\*†</sup>

\*Institute of Computer Science, University of Bremen, 28359 Bremen, Germany <sup>†</sup>Cyber-Physical Systems, DFKI GmbH, 28359 Bremen, Germany

{rwille,sstelter,drechsle}@informatik.uni-bremen.de

Abstract—Reversible circuits employ an alternative computation paradigm where all operations are performed in a reversible fashion only. Motivated by the promising applications, researchers started to developed corresponding design methods for this kind of circuits. In most of the resulting solutions, they try to address the restrictions and limitations that come with this alternative computation paradigm. In this work, we are instead showing possible advantages to be exploited. We present an alternative solution for complete simulation of reversible circuits which explicitly utilizes the reversibility of the underlying computation paradigm. By this, improvements of up to three orders of magnitude compared to the standard simulation can be achieved.

# I. INTRODUCTION

From the beginning, researchers and engineers narrowed the investigation of computing machines down to a preponderantly *irreversible* computing paradigm. In fact, most of the established computations are not invertible. A simple standard operation like the logical AND already illustrates that. Indeed, it is possible to obtain the inputs of an AND gate if the output is set to 1 (then, both inputs must be set to 1 as well). But, it is not possible to determine the input values if the AND outputs 0. While mainly relying on this *conventional* way of computation, alternative paradigms and their applications have hardly been considered and exploited yet.

A promising alternative is based on *reversible computation*, a computing paradigm which allows bijective operations only, i.e. reversible *n*-input *n*-output functions that map each possible input vector to a unique output vector. In circuits based on reversible logic, all computations can be reverted (i.e. the inputs can be obtained from the outputs *and* vice versa). For this purpose, established conventional gate libraries can obviously not be applied. As a consequence, new libraries of reversible gates have been introduced. Albeit not so well established yet, reversible computation enables several promising applications and, indeed, superiors conventional computation paradigms in many domains including but not limited to:

- Low Power Computation, where the fact that no information is lost in reversible computation can be exploited (see e.g. [1], [2], [3]),
- Adiabatic Circuits, a special low power technology where reversible circuits are particularly suited for (see e.g. [4]),

- Encoding and Decoding Devices, which always realize one-to-one mappings and, thus, inherently follow a reversible computing paradigm (see e.g. [5]),
- Quantum Computation, which enables to solve many relevant problems significantly faster than conventional circuits and inherently is reversible (see e.g. [6]), and
- Program Inversion (see e.g. [7]), as programs based on a reversible computation paradigm would allow an inherent and obvious program inversion.

Motivated by these applications, researchers started the investigation of corresponding methods for computer-aided design of this kind of circuits. This led to a variety of design solutions for a wide range of design tasks such as synthesis (see e.g. [8], [9], [10], [11]), optimization (see e.g. [12], [13]), verification (see e.g. [14], [15]), debugging (see e.g. [16]), and even automatic test pattern generation (see e.g. [17], [18]). Good overviews can be found e.g. in [19], [20], [21].

In most of these approaches, researchers try to address the restrictions and differences caused by reversible circuits in comparison to their conventional counterparts. For example, fanout and feedback are not directly allowed and, hence, the respective circuits have to be composed as cascades of special reversible gates. But beyond that, the reversible computing paradigm also employs several advantages that can be exploited in the design.

In this paper, we make use of one of these advantages in order to improve the complete simulation of reversible circuits. In fact, we present a revised simulation approach that does not consider each pattern to be simulated separately, but all possible patterns at once. We show that such a consideration is beneficial since, in reversible computation, (1) usually just a very small set of patterns is affected by a gate and (2) gates simply lead to an exchange of input patterns. The proposed solution significantly reduces the complexity of simulation and, hence, allows for speed-ups of up to three orders of magnitude.

In the remainder of this paper, the proposed simulation approach is described in detail. Section II briefly reviews the basics on reversible functions and circuits. Section III considers complete simulation and sketches the general idea of our contribution followed by Section IV describing the precise implementation. The complexity of the solutions are discussed in Section V and experimentally evaluated in Section VI. Finally, the paper is concluded in Section VII.

#### TABLE I BOOLEAN FUNCTIONS

(a) Irreversible (Adder)						(b) Irreversible						(c) Reversible						
	$x_1$	$x_2$	$x_3$	$f_1$	$f_2$		$x_1$	$x_2$	$x_3$	$f_1$	$f_2$	$f_3$	$x_1$	$x_2$	$x_3$	$ f_1 $	$f_2$	$f_3$
	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0
	0	0	1	0	1		0	0	1	0	0	0	0	0	1	0	1	0
	0	1	0	0	1		0	1	0	0	1	0	0	1	0	1	0	0
	0	1	1	1	0		0	1	1	0	1	1	0	1	1	1	0	1
	1	0	0	0	1		1	0	0	1	0	0	1	0	0	0	0	1
	1	0	1	1	0		1	0	1	1	0	1	1	0	1	0	1	1
	1	1	0	1	0		1	1	0	1	1	1	1	1	0	1	1	0
	1	1	1	1	1		1	1	1	1	1	0	1	1	1	1	1	1

# II. REVERSIBLE FUNCTIONS AND CIRCUITS

Logic computations can be defined as a function over Boolean variables. More precisely:

**Definition 1.** A Boolean function is a mapping  $f : \mathbb{B}^n \to \mathbb{B}$ with  $n \in \mathbb{N}$ . A function f is defined over its primary input variables  $X = \{x_1, x_2, \ldots, x_n\}$  and hence is also denoted by  $f(x_1, x_2, \ldots, x_n)$ . The precise mapping is described in terms of Boolean expressions which are formed over the variables from X and operations like  $\land$  (AND),  $\lor$  (OR), or  $\overline{}$  (NOT).

A multi-output Boolean function is a mapping  $f : \mathbb{B}^n \to \mathbb{B}^m$ with  $n, m \in \mathbb{N}$ . More precisely, it is a system of Boolean functions  $f_i(x_1, x_2, \ldots, x_n)$  with  $1 \le i \le m$ . The respective functions  $f_i$  are also denoted as primary outputs.

Multi-output functions are also denoted as *n*-input, *m*-output functions or  $n \times m$  functions, respectively. In this work, realizations of reversible functions are considered. Reversible functions are a subset of multi-output functions and are defined as follows:

**Definition 2.** A multi-output function  $f : \mathbb{B}^n \to \mathbb{B}^m$  is reversible *iff* 

- its number of inputs is equal to the number of outputs (i.e. n = m) and
- it maps each input pattern to a unique output pattern.

In other words, each reversible function is a bijection that performs a permutation of the set of input patterns. A function that is not reversible is termed *irreversible*.

**Example 1.** Table I(a) shows the truth table of a 3-input, 2-output function representing a 1-bit adder. This function is irreversible, since  $n \neq m$ . Also the function in Table I(b) is irreversible. Here, the number n of inputs indeed is equal to the number m of outputs, but there is no unique input-output mapping (e.g. both inputs 000 and 001 map to the output 000). In contrast, the  $3 \times 3$  function shown in Table I(c) is reversible, since each input pattern maps to a unique output pattern.

Reversible functions are realized through reversible circuits.

**Definition 3.** A reversible circuit G is a cascade of reversible gates  $G = g_1 \dots g_d$ , where fanout and feedback are not directly allowed [6] and d denotes the number of gates. A reversible gate has the form g(C,T), where  $C = \{x_{i_1}, \dots, x_{i_k}\} \subset X$  is the set of control lines and  $T = \{x_{j_1}, \dots, x_{j_l}\} \subset X$  with  $C \cap T = \emptyset$  is the set of target lines. The set C may be empty.



Fig. 1. A reversible circuit

Commonly used reversible gates are:

- The Toffoli gate TOF(C, {x<sub>t</sub>}) [22] which consists of a single target line x<sub>t</sub> ∈ X \ C whose value is inverted if all values on the control lines are set to 1 or if C = Ø. All remaining values are passed through the gate unaltered.
- The Fredkin gate  $F(C, \{x_{t1}, x_{t2}\})$  [23] which consists of two target lines  $x_{t1}, x_{t2} \in X \setminus C$  interchanges the values of these target lines if all values on the control lines are set to 1 or if  $C = \emptyset$ , respectively. Again, all remaining values are passed through the gate unaltered.

**Example 2.** Fig. 1 shows a reversible circuit composed of six reversible gates. Black circles denote the control lines, while the  $\oplus$ -symbol and the  $\times$ -symbol is used to denote the target line of the Toffoli gate and the Fredkin gate, respectively. The annotated values demonstrate the computation in the respective gates.

#### **III. COMPLETE SIMULATION OF REVERSIBLE CIRCUITS**

In this work, we consider the complete simulation of reversible circuits, i.e. the determination of all possible output patterns obtained by applying all possible input patterns. For this purpose, we first discuss the straight-forward solution which probably is mostly used in the respective applications relying on simulation. Afterwards, we illustrate the general idea of our improved approach. The precise algorithm is then presented in the next section.

# A. Standard Solution

The straight-forward solution for simulation is rather simple: All input patterns are separately applied to the circuit. Then, for each input pattern, the respective cascades of gates is successively applied eventually leading to the desired output pattern. This complies with the application of the pattern 1010 as illustrated above in Fig. 1.

#### TABLE II Illustration of the general idea

(a) Id	entity	(b) 1 <sup>st</sup>	Gate	(c) 2 <sup>n</sup>	<sup>d</sup> Gate	(d) 3 <sup>r</sup>	d Gate	(e) 4 <sup>t</sup>	h Gate	(f) 5 <sup>t</sup>	h Gate	(g) 6 <sup>th</sup>	h Gate
Inp.	Out.	Inp.	Out.	Inp.	Out.	Inp.	Out.	Inp.	Out.	Inp.	Out.	Inp.	Out.
a b c d	abcd	a b c d	abcd	a b c d	a b c d	a b c d	abcd	a b c d	abcd	a b c d	abcd	a b c d	abcd
0000	0000	0000	0000	0000	0100	0000	0100	0000	1100	0000	1100	0000	1 1 0 0
0001	0001	0001	0001	0001	0101	0001	0011	0001	0011	0001	0011	0001	0011
0010	0010	0010	0010	0010	0110	0010	0110	0010	1110	0010	1101	0010	1001
0011	0011	0011	0011	0011	0111	0011	0111	0011	1111	0011	1111	0011	1011
0100	0100	0100	0100	0100	0000	0100	0000	0100	0000	0100	0000	0100	0000
0101	0101	0101	0101	0101	0001	0101	0001	0101	0001	0101	0010	0101	0010
0110	0110	0110	0110	0110	0010	0110	0010	0110	0010	0110	0001	0110	0001
0111	0 1 1 1	0111	0 1 1 1	0111	0011	0111	0101	0111	1101	0 1 1 1	1110	0111	1110
1000	$1 \ 0 \ 0 \ 0$	1000	$1 \ 0 \ 0 \ 0$	1000	$1 \ 1 \ 0 \ 0$	1000	1100	1000	0100	1000	0100	1000	0100
1001	1001	1001	1001	1001	1101	$1 \ 0 \ 0 \ 1$	1011	$1 \ 0 \ 0 \ 1$	1011	1001	1011	1001	1111
1010	1010	1010	1010	1010	1110	1010	1110	1010	0110	1010	0101	1010	0101
1011	1011	1011	1011	1011	1111	$1 \ 0 \ 1 \ 1$	1111	$1 \ 0 \ 1 \ 1$	0111	1011	0111	1011	0111
1100	1 1 0 0	1 1 0 0	1 1 0 0	1100	1 0 0 0	1100	1000	1100	1000	1100	1000	1100	1000
1 1 0 1	1 1 0 1	1 1 0 1	1 1 0 1	1101	1001	1 1 0 1	1001	1101	1001	1 1 0 1	1010	1101	1010
1110	1110	1110	1111	1110	1011	1110	1101	1110	0101	1110	0110	1110	0110
1111	1111	1111	1110	1111	1010	1111	1010	1111	1010	1111	1001	1111	1101

Because of this simplicity, this solution is heavily used in many applications such as validation, optimization, automatic test pattern generation, or debugging of reversible circuits. In total, this leads to a run-time complexity of  $2^n \cdot d$  with n and d being the number of circuit lines and gates, respectively.

# B. General Idea for Improvement

Considering reversible circuits, complete simulation can significantly been improved by exploiting two certain characteristics of this type of computation:

1) Functional Effect of Single Gates

For many input patterns, single gates often have no effect, i.e. often just very small sets of inputs are actually leading to different output patterns. In fact, e.g. a Toffoli gate g(C,T) only has an effect for the  $2^{n-|C|}$  input patterns where all control lines  $x \in C$  are set to 1.

2) Reversible Gates Realize Permutations

Reversible gates always realize a permutation of two input patterns, i.e. if e.g. an input pattern 0000 maps to an output pattern 0001, then the input pattern 0001 must map to an output pattern 0000, too. By this, each gate eventually leads to an exchange of input patterns.

**Example 3.** Consider again the circuit from Fig. 1. Considering all  $2^4 = 16$  possible input patterns for this circuit, then

- gate  $g_1$  modifies only 2 of them,
- gate  $q_2$  modifies all 16 of them,
- gate q<sub>3</sub> modifies only 4 of them,
- gate  $g_4$  modifies only 8 of them,
- gate  $g_5$  modifies all 8 of them, and
- gate  $g_6$  modifies only 4 of them.

Furthermore, e.g. the first gate just swaps the respective patterns 1110 and 1111. The same holds e.g. for the sixth gate where all patterns of the form 11 - 1 are swapped with the corresponding pattern of the form 10 - 1.

These characteristics enable a complete simulation without the need for the application of  $2^n \cdot d$  steps. In fact, in order to simulate e.g. the first gate from Fig. 1, just two steps (for 1110 and 1111) are necessary. The remaining 14 simulations steps can be omitted because, due to the structure of the gate, they have no affect on the result. Moreover, this number of steps can be reduced further by exploiting the second characteristic: Since each gate has a unique input/output mapping, the corresponding computation just leads to an exchange of patterns. For example, the first gate from Fig. 1 simply swaps 1110 and 1110. Because of this, it is sufficient to only consider patterns with a target line set to 1 (in this case 1111)<sup>1</sup>. This reduces the number of patterns to be considered to just a single one (instead of 16 when the standard solution is applied).

This is exploited in the proposed simulation approach. Instead of separately applying all possible input patterns, we suggest a methodology that considers all patterns at once. Then, the application of a single gate does not consider each pattern separately, but just performs the respective swaps on exactly those patterns which are actually affected by the gate. The configuration of these affected patterns can easily be determined from the type and the set of control lines of the considered gate.

The application of this idea is illustrated by the following example.

**Example 4.** Following the general idea from above, the circuit depicted in Fig. 1 shall completely been simulated. The respective steps are given in Table II. We start with a representation of all  $2^4 = 16$  possible pattern. As long as no gate is applied, the identity results (see Table II(a)). Then, the respective gates are applied.

As discussed above, the first gate in Fig. 1 only swaps the patterns 1110 and 1111. That is, only one step has to be performed to simulate this gate (leading to Table II(b)). The second gate is the worst case as all patterns are affected. Nevertheless, still only half the steps compared to standard simulation are necessary since each pattern of the form -1-- is simply swapped with the corresponding pattern of the form -0-- (leading to Table II(c)). The third gate represents a Fredkin gate. Because of the control line, this shall affect patterns of the form - - 1. However, patterns with both

<sup>1</sup>In a similar fashion, this also holds for the Fredkin gate.

**Input** :  $G = g_1 \dots g_d$  (circuit to be simulated) **Output**: *TT* (truth table) 1  $TT \leftarrow id$ **2** foreach g(C,T) from G do 3  $P = \{ \vec{p} \in \mathbb{B}^n \mid p_i = 1 \text{ for each } x_i \in C \cup \{t\} \text{ and } t \in T \}$ foreach  $\vec{p} \in P$  do 4 **if** g is a Toffoli gate **then**  $\vec{q} = q_1 \dots q_n$  with  $q_i = \begin{cases} 0, & \text{for } x_i \in T \\ p_i, & otherwise \end{cases}$ 5 6 if g is a Fredkin gate then 7 // consider  $x_i, x_j \in T$  with  $x_i \neq x_j$ 8 if  $p_i = 1 \wedge p_j = 0$  then 9  $\vec{q} = q_1 \dots q_n \text{ with } q_i = \begin{cases} 0, & \text{for } x_i \\ 1, & \text{for } x_j \\ p_i, & otherw. \end{cases}$ 10  $\operatorname{swap}(TT[\vec{p}],TT[\vec{q}])$ 11 12 return TT

Fig. 2. Proposed simulation algorithm

target lines set to the same value are also not affected (as Fredkin gates swap the value of the target lines). Hence, for this gate only the patterns 0011 and 1011 are swapped with 0101 and 1101, respectively (leading to Table II(d)). In a similar fashion all remaining gates are applied eventually leading to the results of the complete simulation as shown in Table II(g).

# **IV. IMPLEMENTATION**

Motivated by the general idea sketched above, this section presents the improved algorithm for complete simulation of reversible circuits. The algorithm does not simulate single patterns separately, but considers all of them at once. The execution of gates is conducted by swapping those patterns which are actually affected by the currently considered gate. The configuration of these affected patterns is determined from the type and the set of control lines of the considered gate. More precisely:

**Definition 4.** Let g(C,T) be a reversible gate in a circuit over n lines and the inputs  $X = \{x_1 \dots x_n\}$ . All patterns with the respective control line set to 1 are affected by this gate. Furthermore, due to the permutative nature of reversible gates, only those pattern with their first target line set to 1 have to be considered. Hence, the patterns to be considered can be summarized in a set P composed of all patterns of the form  $\vec{p} \in \mathbb{B}^n$  with  $p_i = 1$  for each  $x_i \in C \cup \{t\}$  with  $t \in T$ and  $i \in \{1 \dots n\}$ .

**Example 5.** Consider the last gate of the circuit from Fig. 1. The corresponding set M of patterns to be considered is  $P = \{1101, 1111\}.$ 

Having this definition, the proposed simulation approach follows the algorithm as sketched in Fig. 2. This algorithm gets a circuit G to be simulated and generates the complete function

(in terms of a truth table) realized by G. In the following, the respective steps are discussed.

First, the truth table to be generated is initialized with the identity function (Line 1). Then, each gate g(C,T) of the circuit G is traversed from the outputs to the inputs (Line 2). In each iteration, the set P of patterns to be considered for the current gate g is created according to Definition 4 (Line 3). For each of those patterns  $\vec{p} \in P$  the corresponding counterpart  $\vec{q}$ , i.e. the pattern to be swapped with  $\vec{p}$ , is created next (Line 4-10). This depends on the type of the current gate g:

- In case of a Toffoli gate (Line 5/6), an inversion is conducted at the target line. Hence,  $\vec{q}$  is equal to  $\vec{p}$  except for the target line which is set to 0 (instead of 1).
- In case of a Fredkin gate (Line 7-10), the value of one of the target lines (1, in the currently considered pattern) is swapped with the value of the other target line. This only has an effect, if the other target line is 0. Hence, only patterns p with p<sub>i</sub> = 1 and p<sub>j</sub> = 0 for x<sub>i</sub>, x<sub>j</sub> ∈ T and x<sub>i</sub> ≠ x<sub>j</sub> are considered. The counterpart q is then defined by the opposite assignment of the target lines.

By this, an affected pattern  $\vec{p}$  and its corresponding counterpart  $\vec{q}$  have been determined and, thus, only need to be swapped in the truth table representation (Line 11). If all affected patterns and all gates have been considered accordingly, the algorithm returns the resulting truth table and terminates (Line 12).

### V. DISCUSSION

Following the procedure described above leads to an improved run-time complexity in comparison to the standard simulation. In fact, we can distinguish between a best case and a worst case:

- The best case can be observed when the circuit is solely composed of Toffoli gates with the maximum number of control lines (i.e. of Toffoli gates g(C,T)with |C| = n - 1). Then, the simulation of each gate just requires one general step, namely swapping two patterns. This leads to d steps for the whole circuit. As the initial creation of all possible patterns requires  $2^n$  steps, we eventually get  $2^n + d$  steps in the best case. Compared to the standard approach with its  $2^n \cdot d$  steps, this is considerably smaller. The number of gates hardly affects the total run-time anymore.
- The worst case can be observed when the circuit is solely composed of Toffoli gates with no control lines at all (i.e. of Toffoli gates g(C,T) with  $C = \emptyset$ ). Then, all patterns are affected. However, due to the exploitation of the permutation characteristic, still only half the swapping steps need to be considered. This eventually leads to  $2^n + \frac{(2^n \cdot d)}{2}$  steps in the worst case. But since circuits solely composed of Toffoli gates with no control lines (i.e. basically NOT gates) hardly occur, this worst case does not occur frequently.

In both cases, the complexity is considerably less compared to the standard simulation. Of course, the major bottleneck remains the exponential complexity. However, as simulation still is heavily applied in various applications for small circuits (where exponential complexity is feasible), the improvements enabled by the proposed simulation approach are beneficial. This is also confirmed by actual run-time measurements conducted in our experimental evaluation which is summarized in the next section.

### VI. EXPERIMENTAL EVALUATION

The approach introduced in Section IV has been implemented in C++ on top of *RevKit* [24]. In order to evaluate the efficiency of the approach, the proposed solution has been applied to completely simulate a wide range of benchmarks circuits taken from *RevLib* [25]. Then, the resulting run-time has been compared to the corresponding results obtained using a standard simulation<sup>2</sup>. All experiments have been conducted on an Intel Core i5-2430M machine with 2.4 GHz and 6 GB of memory running Linux.

Table III summarizes the results. The first columns provide the name (denoted by *Circuit*), the number of lines (denoted by n), and the number of gates (denoted by d) of the respectively considered benchmark circuits. The runtime (in milliseconds) required for standard simulation and the proposed simulation scheme are given in the columns denoted by *Standard* and *Proposed*, respectively. The improvement of the proposed approach, i.e. the run-time of the standard approach divided by the run-time of the proposed simulation, is provided in Column *Impr*.

The results clearly confirm the benefits of the proposed approach. For *all* benchmark circuits, significant reductions in the needed run-time can be observed. In particular for circuits with a large number of gates, the increase in the performance is evident. In these cases improvements of more than three orders of magnitude can be observed. Instead of waiting several minutes for a result, the proposed approach delivers the results in a fraction of a second. In particular, for approaches which rely on frequent complete simulation runs (such as window optimization [13]), this speed-up is essential.

Besides that, Table III also provides some numbers concerning the complexity discussion from Section V. As discussed there, the proposed simulation approach has a worst case and best case complexity of  $2^n + \frac{(2^n \cdot d)}{2}$  and  $2^n + d$ , respectively, compared to the complexity of the standard simulation (which is  $2^n \cdot d$ ). Applied to precise benchmark circuits, Columns *Complexity Impr.* of Table III show the improvements with respect to the worst case (denoted by *wc*) and the best case (denoted by *bc*). Also these numbers confirm the discussions from above. For almost all benchmark circuits, the actual run-time improvement (Column *Impr.*) indeed is between the estimated worst and best case; in most of the cases a bit closer to the worst case.

Overall, the proposed algorithm provides an alternative simulation method that is as easy to implement as the standard simulation, but has significant benefits with respect to the resulting complexity which has also been confirmed by the actual application to a large set of circuits.

# VII. CONCLUSION

In this paper, we introduced an approach for complete simulation of reversible circuits which explicitly exploited the reversibility of the underlying computation paradigm. In particular, we utilized the fact that (1) usually just a very small set of patterns is affected by a gate and (2) that gates simply lead to an exchange of input patterns. Although the proposed solution still remains exponential in the complexity, improvements of up to three orders of magnitude can be achieved compared to the standard simulation. Nevertheless, due to the complexity the approach still is restricted to circuits with a small number of inputs/outputs only. Furthermore, the approach only supports complete simulation thus far. However, for all applications which rely on frequent complete simulation runs (such as window optimization [13]) the proposed methods offers a simple but effective alternative.

#### REFERENCES

- R. Landauer, "Irreversibility and heat generation in the computing process," *IBM J. Res. Dev.*, vol. 5, p. 183, 1961.
- [2] C. H. Bennett, "Logical reversibility of computation," *IBM J. Res. Dev*, vol. 17, no. 6, pp. 525–532, 1973.
- [3] B. Desoete and A. D. Vos, "A reversible carry-look-ahead adder using control gates," *INTEGRATION, the VLSI Jour.*, vol. 33, no. 1-2, pp. 89–104, 2002.
- [4] P. Patra and D. Fussell, "On efficient adiabatic design of MOS circuits," in Workshop on Physics and Computation, Boston, 1996, pp. 260–269.
- [5] R. Wille, R. Drechsler, C. Oswald, and A. Garcia-Ortiz, "Automatic design of low-power encoders using reversible circuit synthesis," in *Design, Automation and Test in Europe*, 2012, pp. 1036–1041.
- [6] M. Nielsen and I. Chuang, Quantum Computation and Quantum Information. Cambridge Univ. Press, 2000.
- [7] R. Glück and M. Kawabe, "A method for automatic program inversion based on LR(0) parsing," *Fundamenta Informaticae*, vol. 66, no. 4, pp. 367–395, 01 2005.
- [8] D. M. Miller, D. Maslov, and G. W. Dueck, "A transformation based algorithm for reversible logic synthesis," in *Design Automation Conf.*, 2003, pp. 318–323.
- [9] V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes, "Synthesis of reversible logic circuits," *IEEE Trans. on CAD*, vol. 22, no. 6, pp. 710–722, 2003.
- [10] R. Wille and R. Drechsler, "BDD-based synthesis of reversible logic for large functions," in *Design Automation Conf.*, 2009, pp. 270–275.
- [11] M. Soeken, R. Wille, C. Hilken, N. Przigoda, and R. Drechsler, "Synthesis of reversible circuits with minimal lines for large functions," in *ASP Design Automation Conf.*, 2012, pp. 85–92.
- [12] D. Y. Feinstein, M. A. Thornton, and D. M. Miller, "Partially redundant logic detection using symbolic equivalence checking in reversible and irreversible logic circuits," in *Design, Automation and Test in Europe*, 2008, pp. 1378–1381.
- [13] M. Soeken, R. Wille, G. W. Dueck, and R. Drechsler, "Window optimization of reversible and quantum circuits," in *Symposium on Design* and Diagnostics of Electronic Circuits and Systems, 2010, pp. 341–345.
- [14] G. F. Viamontes, I. L. Markov, and J. P. Hayes, "Checking equivalence of quantum circuits and states," in *Int'l Conf. on CAD*, 2007, pp. 69–74.
- [15] S.-A. Wang, C.-Y. Lu, I.-M. Tsai, and S.-Y. Kuo, "An XQDD-based verification method for quantum circuits," *IEICE Transactions*, vol. 91-A, no. 2, pp. 584–594, 2008.
- [16] R. Wille, D. Große, S. Frehse, G. W. Dueck, and R. Drechsler, "Debugging of Toffoli networks," in *Design, Automation and Test in Europe*, 2009, pp. 1284–1289.
- [17] I. Polian, T. Fiehn, B. Becker, and J. P. Hayes, "A family of logical fault models for reversible circuits," in *Asian Test Symp.*, 2005, pp. 422–427.
- [18] R. Wille, H. Zhang, and R. Drechsler, "ATPG for reversible circuits using simulation, Boolean satisfiability, and pseudo Boolean optimization," in *IEEE Annual Symposium on VLSI*, 2011, pp. 120–125.
- [19] R. Drechsler and R. Wille, "From truth tables to programming languages: Progress in the design of reversible circuits," in *Int'l Symp.* on Multi-Valued Logic, 2011, pp. 78–85.

<sup>&</sup>lt;sup>2</sup>In fact, we used the open source simulation engine provided in *RevKit* [24].

### TABLE III EXPERIMENTAL EVALUATION

			Simula	ation Run-ti	Complexity Impr.			
Circuit	n	d	Standard	Proposed	Impr.	wc	bc	
urf6_160	15	10740	663459	1639	404.8	2.0	8089.6	
urf6_281	15	5088	349400	2021	172.9	2.0	4405.0	
urf4_187	11	32004	152443	2021	545.4	2.0	1924.9	
alu3 200	18	94	63286	12458	51	2.0	95.0	
urf3 155	10	26468	52481	12430	360.0	2.0	95.0	
sar6 259	18	81	52346	13335	30	2.0	82.0	
5xp1 194	17	85	28241	5008	47	2.0	85.9	
dk27 225	18	24	24266	12470	1.0	1.0	25.0	
urf3 279	10	14075	24174	95	254.4	2.0	954.6	
example? 231	16	14075	23037	2586	03	2.0	157.6	
$alu^2 100$	16	157	23937	2594	9.5	2.0	157.6	
rvv6 256	17	44	23380	5808	4.0	2.0	45.0	
mln4 245	16	131	23369	2687	7.8	2.0	131.7	
1111p4_245	10	29	16602	6070	7.0	2.0	20.0	
x2_207	1/	02	15635	2508	2.4	2.0	02.0	
nic_237	10	33	12149	2396	0.0	2.0	93.9	
parity_247	17	11554	11520	5991	2.2	1.9	400.3	
t191 262	17	21	11320	6001	197.1	2.0	490.3	
hem15_107	17	122	0001	1242	1.9	1.9	122.0	
nam15_107	15	10276	0000	1242	0.0 196.0	2.0	132.3	
uri3_156	9	2722	9002	35	101.2	2.0	467.7	
ull5_150	10	174	7620	507	191.2	2.0	172.2	
hom15_100	14	1/4	7551	1492	12.9	2.0	1/3.2	
nam15_109	15	109	7120	1482	5.1	2.0	109.0	
dc2_222	15	25	6607	2608	3.7	2.0	75.8	
cnt3-5_179	10	25	0097	2008	2.0	1.9	20.0	
nam15_108	15	2674	6612	1001	4.1	2.0	740.7	
ur15_157	10	20/4	50(7	39	108.8	2.0	/40./	
un1_2/8	9	0/01	5480	40	147.8	2.0	4/0.0	
micov 1 241	10	20	5110	1210	2.1	1.9	21.0	
niisex1_241	15	20	4602	1219	4.2	2.0	33.9	
014_215	15	5007	4092	1507	3.0	1.9	51.0	
un3_280	9	3097	4038	546	120.1	2.0	403.4	
sa02_237	14	20	4070	1222	7.5	2.0	20.0	
diat 222	13	105	2525	249	2.7	1.9	19.0	
anst_225	13	165	2407	240	14.5	2.0	101.9	
urf2 152	14	5020	2440	104	4.5	2.0	243.7	
ull2_152	0	3030	2440	712	2.0	2.0	243.7	
pm1 240	14	35	2070	608	2.9	1.9	35.9	
hub0 122	14	1050	1075	090	2.9	1.9	406.1	
11w09_125	12	1939	1975	20	7.6	2.0	400.1	
0410184 160	13	46	1900	550	3.4	2.0	46.0	
hwb9 121	0	1541	1895	23	79.6	2.0	384.6	
urf1 150	9	1517	1707	10	92.7	2.0	3831	
hwb0_110	9	1544	1797	23	78.4	2.0	384.7	
urf1 151	9	1487	1763	23	83.0	2.0	3811	
sym6 316	14	20	1703	576	3.0	1.0	20.0	
urf2 161	14 Q	3250	1630	17	00.3	2.0	237.4	
urf2_277	8	3144	1039	21	75.3	2.0	237.4	
radd 250	13	48	1245	21	13.5	2.0	48.7	
adr4 107	13	40	11243	201	4.0	2.0	40./	
squar5 261	13	43	1043	201	4.5	2.0	43.0	
rd84 253	12	111	005	121	9.2	2.0	100.0	
sym10 262	12	10/	022	121	0.5	2.0	109.0	
rd53_311	13	3/	778	250	3.0	1.0	3/0	
urf5 150	15	400	631	15	43.4	2.0	252.2	
evm0 148	9 10	-+99	512	20	+3.4	2.0	175.1	
sort8 260	10	40	476	150	3.2	2.0	40.6	
dc1 220	11	30	470	01	1.2	2.0	20.2	
uc1_220	11	57	+59	21	+.0	2.0	59.5	

			Simula	tion Run-ti	Complexity Impr.			
Circuit	n	d	Standard	Proposed	Impr.	wc	bc	
dc1 221	11	39	402	93	43	20	39.3	
urf2_153	8	638	374	8	46.8	2.0	183.0	
hwb8_116	8	749	364	8	45.4	2.0	191.0	
hwb8_113	8	637	363	11	32.7	2.0	182.9	
urf2 154	8	620	354	8	45.2	2.0	181.5	
sym9 146	12	28	353	121	2.0	1.0	28.8	
cycle10 2 110	12	10	3/0	121	2.9	1.9	10.0	
hwb8_114	12	614	349	151	45.7	2.0	19.9	
0evmm1 105	10	120	303	20	40.7	2.0	115.5	
98ymm_195	10	129	205	29	10.3 9.2	2.0	115.5	
sylli9_195	10	129	293	121	8.3 2.0	2.0	115.5	
alm1.260	12	10	201	131	2.0	1.9	10.9	
Z4IIII_209	11	40	238	59	4.4	2.0	47.9	
Z4_208	11	48	255	54	4.8	2.0	47.9	
IIIe_238	10	107	254	21	9.5	2.0	97.8	
max46_240	10	107	249	35	7.1	2.0	97.8	
sqn_258	10	/6	190	27	/.1	2.0	/1./	
rd/3_252	10	80	185	29	6.4	2.0	75.1	
hwb7_59	1	289	170	5	33.3	2.0	89.0	
wim_266	11	25	155	60	2.6	1.9	25.7	
rd73_140	10	20	100	30	3.4	1.9	20.6	
hwb7_62	7	331	84	4	23.7	2.0	92.6	
sys6-v0_111	10	20	75	28	2.7	1.9	20.6	
hwb7_61	7	236	71	4	19.2	2.0	83.3	
mini_alu_305	10	20	69	27	2.5	1.9	20.6	
hwb7_60	7	166	51	4	14.0	2.0	72.7	
con1_216	9	21	38	12	3.2	1.9	21.1	
rd53_251	8	27	21	5	3.8	1.9	25.3	
hwb6_56	6	126	19	2	10.6	2.0	42.8	
f2_232	8	19	18	5	3.8	1.9	18.6	
cm82a_208	8	22	18	5	3.3	1.9	21.2	
rd53_130	7	30	15	4	4.2	1.9	25.1	
rd53_138	8	12	15	5	2.7	1.9	12.4	
sym6 145	7	36	14	3	4.5	1.9	28.9	
rd53 131	7	28	14	5	2.9	1.9	23.8	
ham7 104	7	23	10	3	3.4	1.9	20.3	
hwb6_57	6	65	9	2	5.6	2.0	32.7	
ham7_106	7	25	9	3	3.3	1.9	21.8	
ham7_105	7	21	9	3	3.2	19	18.9	
majority 239	6	8	8	3	2.9	1.8	8.0	
rd53_135	7	16	7	3	2.6	1.0	15.1	
hwb6 58	6	42	7	2	4 5	2.0	26.0	
rd53_137	7	16	7	3	2.5	1.0	15.1	
rd53_137	7	12	6	3	2.5	1.9	11.0	
<u>C17_204</u>	7	0	6	3	2.7	1.9	0.3	
olu bdd 288	7	9	5	3	2.5	1.0	9.5	
4mod5 hdd 287	7	9	5	3	1.0	1.0	9.5	
mod5oddor 128	6	15	3	3	2.5	1.0	12.0	
dagad24 hdd 204	6	15	4	2	2.5	1.9	10.2	
decod24-bdd_294	0	11	4	2	2.0	1.8	10.2	
graycode6_47	0	21	4	2	1.9	1./	5.0	
mousadder_12/	0	21	4	2	2.6	1.9	16.6	
graycode6_48	6	5	4	2	1.9	1.7	5.6	
mod5adder_129	6	17	4	1	2.4	1.9	14.2	
decod24-enable_126	6	14	4	1	2.4	1.9	12.3	
ex3_229	6	7	4	1	2.4	1.8	7.2	
ex3_228	6	13	3	1	2.3	1.9	11.6	
ex2_227	6	13	3	1	2.2	1.9	11.6	
xor5_254	6	7	3	2	1.9	1.8	7.2	
ex1_226	6	7	3	1	2.2	1.8	7.2	
decod24-enable 125	6	9	3	1	1.9	1.8	8.8	

Circuit: Name of the benchmark circuit n: Number of lines d: Number of gates Standard: Run-time of the standard simulation Proposed: Run-time of the proposed simulation (factor) Current is the herein the device of the benchmark of the benchma

Complexity Impr.: Improvements in the complexity with respect to the worst case (wc) and the best case (bc) compared to the complexity of the standard simulation

- [20] M. Saeedi and I. L. Markov, "Synthesis and optimization of reversible circuits a survey," *ACM Computing Surveys*, 2011.
  [21] R. Drechsler and R. Wille, "Reversible circuits: Recent accomplishments
- [21] R. Drechsler and R. Wille, "Reversible circuits: Recent accomplishments and future challenges for an emerging technology," in *Int'l Symp. on VLSI Design and Test*, 2012, pp. 383–392.
- [22] T. Toffoli, "Reversible computing," in Automata, Languages and Programming, W. de Bakker and J. van Leeuwen, Eds. Springer, 1980, p. 632, technical Memo MIT/LCS/TM-151, MIT Lab. for Comput. Sci.
- [23] E. F. Fredkin and T. Toffoli, "Conservative logic," International Journal of Theoretical Physics, vol. 21, no. 3/4, pp. 219–253, 1982.
- [24] M. Soeken, S. Frehse, R. Wille, and R. Drechsler, "RevKit: An Open Source Toolkit for the Design of Reversible Circuits," in *Reversible Computation 2011*, ser. Lecture Notes in Computer Science, vol. 7165, 2012, pp. 64–76, RevKit is available at www.revkit.org.
- [25] R. Wille, D. Große, L. Teuber, G. W. Dueck, and R. Drechsler, "RevLib: an online resource for reversible functions and reversible circuits," in *Int'l Symp. on Multi-Valued Logic*, 2008, pp. 220–225, RevLib is available at http://www.revlib.org.