Suresh V.’s Post

8 of 10 #job #openings on 1/10 ✴️ Custom #IC #design engineer ✴️ Micron Technology #checkitout and #share. #follow Suresh V. for #cool opportunities and ideas! #jobstuesday #opportunity #usajobs #usa #hiring #hiringnow #open #jobsearch #reshare #engineeringjobs #engineering #givingback #spreadtheword #connectandgrow #repost

Share Google hiring info and feel free to ping me if you have any question.

Our habits shape who we are. Whether it’s the deliberate cultivation of positive habits like dedicating time for learning or planning your week, or the gradual formation of negative habits like letting electronic communications disrupt your focus or distract you in meetings, they all play a role. The key to making this work to your advantage is to be intentional about introducing and maintaining good habits.

🌟 Exciting Career Transition: From Quality Analyst Engineer to VLSI Design and Analog Devices!🌟 I’m thrilled to share my journey as I transition from a Quality Analyst Engineer to a focus on VLSI design, fabrication, and analog devices. This shift stems from my passion for the intersection of technology and innovation, where I can contribute to creating cutting-edge solutions that shape our digital world. In my previous role, I honed my analytical and problem-solving skills, ensuring product quality and reliability. These experiences have provided me with a strong foundation for my new focus, where attention to detail and precision are paramount. Currently, I am actively working on enhancing my skills in: VLSI Design and Fabrication: Understanding the intricacies of chip design and manufacture processes. Analog Circuit Design : Learning how to develop efficient and effective analog system Software Proficiency: Gaining expertise in tools essential for simulation and design, such as MATLAB and Cadence. This transition not only aligns with my career goals but also allows me to leverage my software skills to innovate in the VLSI domain. I’m eager to connect with professionals and recruiters in the VLSI and analog devices fields. Together, let’s drive technological advancements! #CareerTransition #VLSI #AnalogDevices #Engineering #Innovation #ContinuousLearning

good opportunity

#hiring Senior Principal Engineer - Signoff, San Jose, United States, fulltime #jobs #jobseekers #careers #SanJosejobs #Californiajobs #Engineering Apply: https://lnkd.in/grFscY2V Job Overview: Arm has formed a new group to develop outstanding silicon demonstrators based on Arm's IP compute sub-system solutions and addressing markets such as premium mobile, infrastructure and automotive. Using the latest nodes, e.g. 3nm today, and applying the latest SoC 2.5D and 3D technology, Arm's ambition is to demonstrate industry outstanding performance by architecting, designing, implementing, and fabricating innovative silicon chips. Responsibilities: Your responsibilities will involve developing challenging electrical signoff methodologies. These methodologies will balance accuracy and yield on silicon. The following are the immediate challenges we will be working on as a team: We will develop a Static Timing Analysis flow that is standardized and is usable by all silicon groups within Arm We will work on strengthening our methodologies to analyze static and dynamic IR drop on the SoC. We will release a qualified flow that enable STA with back annotated voltage Electromigration analysis at the SoC level is another key responsibility of this role. Including Local thermal effects as part of electromigration analysis is a key criteria! Soft Error rate is a key concern for Infrastructure and Automotive SoC's. We will develop methodologies to analyze and alleviate the impact of Soft Error rate on SoC's Required Skills and Experience : Experience in developing Signoff methodologies such as Aging, STA, EM IR in advanced process nodes. Experience in collaborating across silicon engineering groups in your organization as well as with EDA vendors Work experience in Physical Implementation and Signoff methodologies Must have worked on methodology development on 5nm or 3nm technologies Strong data analysis skills to fetch data, analyze and provide practical insights "Nice To Have" Skills and Experience : Masters in Electrical Engineering Strong coding skills in Python or R or an equivalent language Strong presentation skills Salary Range From $2 46,925.00 To $ 319,550.00 We value people as individuals and our commitment is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process. In Return: We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.

#hiring Senior Principal Engineer - Signoff, San Jose, United States, fulltime #jobs #jobseekers #careers #SanJosejobs #Californiajobs #Engineering Apply: https://lnkd.in/grFscY2V Job Overview: Arm has formed a new group to develop outstanding silicon demonstrators based on Arm's IP compute sub-system solutions and addressing markets such as premium mobile, infrastructure and automotive. Using the latest nodes, e.g. 3nm today, and applying the latest SoC 2.5D and 3D technology, Arm's ambition is to demonstrate industry outstanding performance by architecting, designing, implementing, and fabricating innovative silicon chips. Responsibilities: Your responsibilities will involve developing challenging electrical signoff methodologies. These methodologies will balance accuracy and yield on silicon. The following are the immediate challenges we will be working on as a team: We will develop a Static Timing Analysis flow that is standardized and is usable by all silicon groups within Arm We will work on strengthening our methodologies to analyze static and dynamic IR drop on the SoC. We will release a qualified flow that enable STA with back annotated voltage Electromigration analysis at the SoC level is another key responsibility of this role. Including Local thermal effects as part of electromigration analysis is a key criteria! Soft Error rate is a key concern for Infrastructure and Automotive SoC's. We will develop methodologies to analyze and alleviate the impact of Soft Error rate on SoC's Required Skills and Experience : Experience in developing Signoff methodologies such as Aging, STA, EM IR in advanced process nodes. Experience in collaborating across silicon engineering groups in your organization as well as with EDA vendors Work experience in Physical Implementation and Signoff methodologies Must have worked on methodology development on 5nm or 3nm technologies Strong data analysis skills to fetch data, analyze and provide practical insights "Nice To Have" Skills and Experience : Masters in Electrical Engineering Strong coding skills in Python or R or an equivalent language Strong presentation skills Salary Range From $2 46,925.00 To $ 319,550.00 We value people as individuals and our commitment is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process. In Return: We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.

#hiring Senior Principal Engineer - Signoff, San Jose, United States, fulltime #jobs #jobseekers #careers #SanJosejobs #Californiajobs #Engineering Apply: https://lnkd.in/g_AhNagM Job Overview: Arm has formed a new group to develop outstanding silicon demonstrators based on Arm's IP compute sub-system solutions and addressing markets such as premium mobile, infrastructure and automotive. Using the latest nodes, e.g. 3nm today, and applying the latest SoC 2.5D and 3D technology, Arm's ambition is to demonstrate industry outstanding performance by architecting, designing, implementing, and fabricating innovative silicon chips. Responsibilities: Your responsibilities will involve developing challenging electrical signoff methodologies. These methodologies will balance accuracy and yield on silicon. The following are the immediate challenges we will be working on as a team: We will develop a Static Timing Analysis flow that is standardized and is usable by all silicon groups within Arm We will work on strengthening our methodologies to analyze static and dynamic IR drop on the SoC. We will release a qualified flow that enable STA with back annotated voltage Electromigration analysis at the SoC level is another key responsibility of this role. Including Local thermal effects as part of electromigration analysis is a key criteria! Soft Error rate is a key concern for Infrastructure and Automotive SoC's. We will develop methodologies to analyze and alleviate the impact of Soft Error rate on SoC's Required Skills and Experience : Experience in developing Signoff methodologies such as Aging, STA, EM IR in advanced process nodes. Experience in collaborating across silicon engineering groups in your organization as well as with EDA vendors Work experience in Physical Implementation and Signoff methodologies Must have worked on methodology development on 5nm or 3nm technologies Strong data analysis skills to fetch data, analyze and provide practical insights "Nice To Have" Skills and Experience : Masters in Electrical Engineering Strong coding skills in Python or R or an equivalent language Strong presentation skills Salary Range From $2 46,925.00 To $ 319,550.00 We value people as individuals and our commitment is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process. In Return: We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.

Invest Building Fusion energy, space and maritime propulsion systems, Your talk is Nuclear (meaning Fission) and fails to discuss fusion. https://lnkd.in/ge_aeX7M The nuclear fission industry is, ignorant of what's happening around you. Pull your uranium heads out, start adjusting your industry to fusion energy and start preparing to enter the commercially growing fusion energy industry. As it dawns on Earth like the sun. Great Headline Guardian on Nuclear fission. https://lnkd.in/g8sMZtpR Fission is moving towards obsolescence at an accelerated pace, as it is "out of step, out of time, out of place," and merely a temporary industry globally. https://lnkd.in/gbd_mZqk Commercial fusion electrical generation is a promising innovative sustainable and clean energy method. By 2028, Helion is expected to start producing electricity from its first fusion commercial power plant, which will provide electricity to Microsoft. The plant will produce at least 50 MWe after an initial ramp-up period. https://lnkd.in/gY9J3MQY Now see what news is happening in the Fusion industry in the world. https://lnkd.in/g9hMBD7a As fission trebles, fission fuel shortage is increasingly real, as linked below. https://lnkd.in/gze5rwpr

🚀 Exploring Career Paths in VLSI (Very Large Scale Integration) 🚀 The VLSI industry is booming, offering exciting career opportunities in semiconductor design and chip fabrication. If you're passionate about digital design, here are a few key roles to consider: 🔹 Design Engineer – Develop and implement RTL logic for chips. 🔹 Verification Engineer – Ensure designs are bug-free through simulation and testing. 🔹 Physical Design Engineer – Convert RTL into gate-level designs for fabrication. 🔹 FPGA Engineer – Work with reconfigurable hardware to create rapid prototypes. 🔹 DFT Engineer – Optimize designs for testability post-manufacturing. Building skills in Verilog, SystemVerilog, and EDA tools is crucial for success. With innovation driving fields like AI and 5G, there's never been a better time to step into VLSI! 💡 #VLSI #Semiconductor #CareerPaths #ASIC #FPGA #DigitalDesign #Verification #PhysicalDesign #EDA #ChipDesign #Innovation #SkillDevelopment