

# High-Speed Electronic Circuits for 100 Gb/s Transport Networks

Michael Möller, Saarland University, Campus C6 3 OG 8, 66123 Saarbrücken, Saarland, Germany,  
michael.moeller@eus.uni-saarland.de

	MUX					CDR&Demux				
	BR/ Gb/s	V <sub>out</sub> / mV <sub>pp</sub>	P/ W	type, f <sub>f</sub> /f <sub>max</sub> /GHz	Ref.	BR/ Gb/s	V <sub>min</sub> / V	P/ mW	type, f <sub>f</sub> /f <sub>max</sub> /GHz	Ref.
III-V HBT (InP)	165 100	400 700	1.6 0.8	4:1, >300/300 speed/power trade-off	[46]	100	120	2100	1:2, > 300/300	[8]
SiGe HBT, BiCMOS	132 86	500 600	1.45 0.85	4:1, 210/n.a. 8:1, 150/150	[47] [3]	107	80	5000	1:2, 180/200	[10]
CMOS	60 50 40 40 40	100 200 400 560 800	0.01 0.1 0.13 0.33 2.8	2:1 selector, 90nm 2:1, 130nm 4:1 ext. clk, 90nm 4:1& int. CMU, 90nm 16:1 SFI-5, 65nm	[4] [5] [6] [7] [13]	81 40 40 40 n.a.	80 n.a. n.a. n.a. 2800	200 57 48 2800	TIA & full-rate latch, 65nm 1:1 CDR (retimer), 90nm 1:2, 90nm 1:16 SFI-5, 65nm	[11] [12] [30] [13]

Bitrate (BR), differential outp. volt. (V<sub>out</sub>), power (P), transistor transit / maximum oscillation frequency (f<sub>f</sub>/f<sub>max</sub>), min. input voltage (V<sub>min</sub>).

	Driver					TIA					AGC				
	BR/BW/ Gb/s/GHz	V <sub>max</sub> /G/type /V <sub>pp</sub> /dB/-	P / W	f <sub>f</sub> /f <sub>max</sub> / GHZ	Ref.	BR/BW/ Gb/s/GHz	Z <sub>TI</sub> / dBΩ	P / mW	f <sub>f</sub> /f <sub>max</sub> / GHZ	Ref.	BR/ GHz	G <sub>max</sub> /G <sub>min</sub> /dB	P / mW	f <sub>f</sub> /f <sub>max</sub> / GHZ	Ref.
III-V HBT (InP)	100/120 n.a./110 40/50	2.3/21 /ds 2.8/17 /ds 11.3/25 /dd	0.61 0.22 3.0	350/370 337/345 150/200	[15] [16] [17]	40/60 43/35 40/49	71 75 48	271 450 286	150/200 160/160 170/140.	[23] [24] [25]	36	22/3	814	150/120	[32]
SiGe HBT	40/32 40/22 50/n.a.	2.5/13 /dd 7.2 <sup>1)</sup> /42 /dd 2.0/Pmux	0.23 3.6 2.0	80/90 160/160 72/75	[18] [19] [14]	84/80 56/35 40/50	54 72 49	1W 211 182	180/250 200/250 200/n.a.	[26] [27] [25]	48 30	21.5/0 11/0	1200 <sup>3)</sup> 560	122/163 75/95	[33] [45]
CMOS	n.a./80 40/33.4 40/39.4 n.a./90	n.a./7.4 /ds 1.6/16 /ds 1.3/20 /ds 2.5/11 /ds	0.12 0.26 0.25 0.21	90nm 180nm " 120nm SOI	[20] [21] [22]	n.a./70 40/31 40/22 25/20	44 51 66 70	200 60 75 <sup>2)</sup> 70	130nm 180nm 90nm 65nm	[28] [29] [30] [31]	22	26/7	75	90nm	[30]

Bitrate (BR), bandwidth (BW), driver type distributed differential/single ended (dd/ds), max. differential (dd) /single ended (ds) output voltage swing (V<sub>max</sub>), gain (G), transimpedance (Z<sub>TI</sub>), for 50-Ω input: Z<sub>TI</sub> =voltage gain + 34 dB, max./min. voltage gain (G<sub>max</sub>/G<sub>min</sub>),<sup>1)</sup> 75Ω driver, <sup>2)</sup> TIA and AGC, <sup>3)</sup> additional 1.6 W are consumed by a full-wave rectifier.

	DAC				ADC			
	SR/Res GS/s / -	t <sub>r</sub> /V <sub>fs</sub> ps/V	P / W	f <sub>f</sub> /f <sub>max</sub> , Ref / GHz / -	SR/f <sub>ENOB</sub> / GS/s/GHz	Res / ENOB	P / W	f <sub>f</sub> /f <sub>max</sub> , Ref / GHz / -
III-V HBT	32/6	30/0.3	1.4	175/260, [34]	24/10	3/2.3	3.8 <sup>2)</sup>	150/240, [39]
SiGe HBT, BiCMOS	34/6 20/8 20/6	<12/1.6 >24 <sup>1)</sup> /0.8 n.a./1.0	12.5 2.5 0.36	200/250, [35] 190/190, [36] 150/200, [37]	35/8 30/22 40/15	4/3.2 6/4.0 4/3.2 <sup>2)</sup>	4.5 10 7.2	160/n.a., [40] 200/250, [41] 210/285, [49]
CMOS	12/8	>31 <sup>1)</sup> /1.0	0.19	90nm, [38]	56/17 40/18	8/5.68 6/3,9	2 1.5	65nm, [43] 65nm, [44]

Sampling rate (SR), physical resolution (Res), 20%-80% rise/fall-time (t<sub>r</sub>) at full-scale swing (V<sub>fs</sub>), effective number of bits (ENOB) at f=(f<sub>ENOB</sub>),<sup>1)</sup> 0.22/resolution bandwidth, <sup>2)</sup> with decoder logic.

<sup>3)</sup> simulated, <sup>4)</sup> at SR=20 GS/s and f<sub>ENOB</sub>=19 GHz an ENOB=3 was measured but at unspecified higher power consumption.




Fig.1. DAC module [35].

## References

- [1] U. Westergren et al., "Compact and efficient modulators for 100 Gb/s ETDM for telecom and interconnect applications", Appl. Phys. A, pp.1039–1044, (2009).
- [2] T. Baehr-Jones et al., "Nonlinear polymer-clad silicon slot waveguide modulator with a half wave voltage of 0.25 V", Appl. Phys. Lett., Vol. 92, No. 16, (2008).
- [3] T. O. Dickson et al., "Low-Power Circuits for a 2.5-V, 10.7-to-86-Gb/s Serial Transmitter in 130-nm SiGe BiCMOS", IEEE J. Solid-State Circuits, vol. 42, no. 10, (2007)
- [4] D. Kehrer et al., "A 60-Gb/s 0.7-V 10-mW Monolithic Transformer-Coupled 2:1 Multiplexer in 90 nm CMOS", IEEE Compound Semiconductor Integrated Circuit Symposium, 2004, Conference Proceeding, pp. 105- 108, (2004)
- [5] D. Kehrer et al., "50 Gbit/s 2 :1 multiplexer in 0.13 um CMOS technology", IEE Electronics Letters, vol. 40 no. 2, pp. 100-101, (2004)
- [6] K. Kanda et al., "40Gb/s 4:1 MUX/1:4 DEMUX in 90nm Standard CMOS", IEEE International Solid-State Circuits Conference (ISSCC) 2005, Digest of Technical Papers, pp. 152-590, (2005)
- [7] H. Wang et al., "A 40-Gb/s Transmitter with 4 :1 MUX and Subharmonically Injection-Locked CMU in 90.nm CMOS Technology" IEEE

Symposium on VLSI circuits, 2009, Conference Proceeding, pp. 48-49, (2009)

[8] R.E. Makon et al. "100 Gbit/s fully integrated InP DHBT-based CDR/1:2 DEMUX IC", IEEE Compound Semiconductor Integrated Circuits Symposium, 2008 (CSIC '08), Conference Proceeding, pp. 1-4, (2008)

[9] B. Murmann, "A/D converter trends: Power dissipation, scaling and digitally assisted architectures", IEEE Custom Integrated Circuits Conference, 2008 (CICC 2008), Conference Proceeding, pp. 105-112, (2008)

[10] C. Schubert et al., "Integrated 100-Gb/s ETDM Receiver", IEEE J. Lightwave Technology, vol. 25, no. 1, (2007)

[11] S. Shahramian et al. "An 81Gb/s, 1.2V TIALA-Retimer in Standard 65 nm CMOS", IEEE Compound Semiconductor Integrated Circuits Symposium, 2008 (CSIC '09), Conference Proceeding, pp. 1-4, (2008)

[12] C.F. Liao et al., "A 40GB/s CMOS Serial-Link Receiver with Adaptive Equalization CDR", IEEE International Solid-State Circuits Conference (ISSCC) 2008, Digest of Technical Papers, pp. 100-598, (2008)

[13] Y. Amamiya et al. "A 40Gb/s Multi-Data-Rate CMOS Transceiver Chipset with SFI-5 Interface for Optical Transmission Systems", IEEE International Solid-State Circuits Conference (ISSCC) 2009, Digest of Technical Papers, pp. 358 - 359,359a, (2009)

[14] M. Moller, et al. "SiGe retiming high-gain power MUX for directly driving an EAM up to 50 Gbit/s", Electronics Letters, vol. 34, no. 18, pp. 1782 – 1784, (1998)

[15] V. Hurm et al., "InP DHBT-based distributed amplifier for 100 Gbit/s modulator driver operation", Electronics Letters Vol. 44, no. 12, pp.705 – 706, (2008)

[16] Y. Baeyens, "Submicron InP D-HBT single-stage distributed amplifier with 17 dB gain and over 110 GHz bandwidth", IEEE International Microwave Symposium 2006, Digest, pp. 818 – 821, (2006)

[17] Y. Baeyens et al., "High gain-bandwidth differential distributed InP D-HBT driver amplifiers with large (11.3 Vpp) output swing at 40 Gb/s", IEEE J. Solid-State Circuits, vol. 39, no.10, pp. 1697 – 1705, (2004)

[18] C. Schick et al., "40 Gbit/s differential distributed modulator driver realised in 80 GHz SiGe HBT process", Electronics Letters, vol. 45, no.8, pp. 408 – 409, (2009)

[19] R. A. Aroca et al., "A Large Swing, 40-Gb/s SiGe BiCMOS Driver With Adjustable Pre-Emphasis for Data Transmission Over 75Ω Coaxial Cable", IEEE J. Solid-State Circuits, vol. 43, no.10, pp. 2177 – 2186 (2008)

[20] R.-C. Liu et al. "An 80GHz travelling-wave amplifier in a 90nm CMOS technology", IEEE International Solid-State Circuits Conference (ISSCC) 2005, Digest of Technical Papers, pp. 154 - 590 (2005)

[21] J.-C. Chien et al., "40-Gb/s High-Gain Distributed Amplifiers With Cascaded Gain Stages in 0.18-im CMOS", IEEE J. Solid-State Circuits, vol. 42, no.12, pp.2715 – 2725, (2007)

[22] J. Kim et al., "A 12dBm 320GHz GBW distributed amplifier in a 0.12im SOI CMOS", IEEE International Solid-State Circuits Conference (ISSCC) 2004, Digest of Technical Papers, pp. 478 – 540, (2004)

[23] K.W. Kobayashi, "State-of-the-art 60 GHz, 3.6 k-Ohm transimpedance amplifier for 40 Gb/s and beyond", IEEE Symposium on Radio Frequency Integrated Circuits (RFIC) 2003, pp. 55 – 58 (2003)

[24] H. Tran et al., "6-kΩ 43-Gb/s differential transimpedance-limiting amplifier with auto-zero feedback and high dynamic range", IEEE J. Solid-State Circuits, vol. 39, no.10, pp. 1680 – 1689, (2004)

[25] J.S. Weiner et al. , "SiGe differential transimpedance amplifier with 50-GHz bandwidth", IEEE J. Solid-State Circuits, vol. 38, no.9, pp. 1512 – 1517, (2003)

[26] S. Trotta et al., "An 84 GHz Bandwidth and 20 dB Gain Broadband Amplifier in SiGe Bipolar Technology", IEEE J. Solid-State Circuits, vol. 42, no.10, pp. 2099 – 2106, (2007)

[27] Data sheet "TIA56R" Micram Microelectronic GmbH, <http://www.micram.com>

[28] J.-D. Jin et al. "A 70-GHz transformer-peaking broadband amplifier in 0.13-um CMOS Technology", IEEE MTT-S Internatioal Microwave Symposium 2008, Digest, pp. 285 – 288, (2008)

[29] J.-D.Jin et al. "A 40-Gb/s Transimpedance Amplifier in 0.18-μm CMOS Technology", Solid-State Circuits, IEEE Journal of, Volume 43, Issue 6, June 2008 Page(s):1449 – 1457

[30] C.-F. Liao et al., "40 Gb/s Transimpedance-AGC Amplifier and CDR Circuit for Broadband Data Receivers in 90 nm CMOS", IEEE J. Solid-State Circuits, vol. 43, no.3, pp. 642 – 655, (2008)

[31] T. Takemoto et al., "A 25-Gb/s, 2.8-mW/Gb/s low power CMOS optical receiver for 100-Gb/s Ethernet solution", 35th European Conference on Optical Communication 2009 (ECOC '09), pp. 1 – 2, (2009)

[32] M.-C. Ho et al., "43 Gbit/s automatic gain control amplifier based on InP SHBT technology", IEE Electronics Letters, vol. 39, no.5, pp. 415 – 416, (2003)

[33] K. Ohhata et al., " 40 Gb/s analog IC chipset for optical receivers-AGC amplifier, full-wave rectifier and decision circuit implemented using self-aligned SiGe HBTs", IEEE MTT-S International Microwave Symposium 2001, Digest, vol. 3, pp. 1701 – 1704, (2001)

[34] M. Nagatani et al., "A 32-GS/s 6-Bit Double-Sampling DAC in InP HBT Technology", Annual IEEE Compound Semiconductor

Integrated Circuit Symposium (CISC 2009) pp. 1 – 4, (2009)

[35] Data sheet “Vega DAC 30” Micram Microelectronic GmbH, <http://www.micram.com>

[36] S. Halder et al., “A 20GS/s 8-Bit Current Steering DAC in 0.25 $\mu$ m SiGe BiCMOS Technology”, European Microwave Integrated Circuit Conference, 2008 (EuMIC 2008), pp. 147 – 150, (2008)

[37] D. Baranauskas et al., “A 0.36W 6b up to 20GS/s DAC for UWB Wave Formation”, IEEE International Solid-State Circuits Conference (ISSCC) 2006, Digest of Technical Papers, pp. 2380 – 2389, (2006)

[38] J. Savoj et al., “A 12-GS/s Phase-Calibrated CMOS Digital-to-Analog Converter for Backplane Communications”, IEEE J. Solid-State Circuits, vol. 43, no.5, pp. 1207 – 1216, (2008)

[39] H. Nosaka et al., “A 24-Gsps 3-bit Nyquist ADC using InP HBTs for electronic dispersion compensation”, IEEE MTT-S International Microwave Symposium 2004, Digest, vol. 1, pp. 101 – 104, (2004).

[40] S. Shahramian et al. “A 35-GS/s, 4-Bit Flash ADC With Active Data and Clock Distribution Trees”, Solid-State Circuits, IEEE Journal of, Volume 44, Issue 6, June 2009 Page(s):1709 – 1720,

[41] Preliminary characterization data, “Vega ADC 30” to be published, Micram Microelectronic GmbH, <http://www.micram.com>

[42] R.A.Kertis, et al., “A 35 GS/s 5-Bit SiGe BiCMOS flash ADC with offset corrected exclusive-or comparator”, IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM) 2008, Digest, pp. 252 – 255, (2008)

[43] Fujitsu factsheet “56 GS/s 8-Bit ADC”, preliminary data, <http://chais.info>

[44] Y. M. Greshishchev et al.: “A 40 GS/s 6b ADC in 65nm CMOS”, IEEE International Solid-State Circuits Conference (ISSCC) 2010, Digest, pp. 390-391, (2010).

[45] B. Sewiolo et al., “A 30 GHz Variable Gain Amplifier With High Output Voltage Swing for Ultra-Wideband Radar”, IEEE Microwave and Wireless Components Letters, vol. 19, no. 9, pp. 590-592, (2009)

[46] J. Hallin et al., “A 165-Gb/s 4:1 Multiplexer in InP DHBT Technology”, IEEE J. Solid-State Circuits, vol. 41, no.10, pp. 2209-2214, (2006)

[47] M. Meghelli, “A 132-Gb/s 4:1 Multiplexer in 0.13- $\mu$ m SiGe-Bipolar Technology”, IEEE J. Solid-State Circuits, vol. 39, no.12, pp. 2403-2407, (2004)

[48] Common Electrical I/O Building for the New Future, OIF White paper, [www.oiforum.com/public/documents/WP\\_CEI-25\\_final.pdf](http://www.oiforum.com/public/documents/WP_CEI-25_final.pdf)

[49] M. Chu et al.: “A 40 Gs/s Time Interleaved ADC Using SiGe BiCMOS Technology”, IEEE J. Solid-State Circuits, vol. 45, no. 2, pp. 380-390, (2010).