## **ARCHTM: ARCHITECTURE-AWARE, HIGH PERFORMANCE TRANSACTION FOR PERSISTENT MEMORY**

Kai Wu, Jie Ren, Ivy Peng<sup>+</sup>, Dong Li

University of California, Merced Lawrence Livermore National Laboratory+

![](_page_0_Picture_3.jpeg)

## Persistent Memory (PM) Has Arrived

![](_page_1_Picture_2.jpeg)

- Memory-like performance  $\blacksquare$  ~100x faster than SSDs Byte-addressability
- Storage-like characteristics
	- **Non-volatility**
	- $\blacksquare$  High density
		- Each socket can have as much as  $4.5$  TB

![](_page_1_Figure_8.jpeg)

#### PM Architecture & Performance Characterization

![](_page_2_Figure_1.jpeg)

- □ Reducing write traffic on PM is critical
- □ PM microarchitecture (e.g., internal buffer and data block size) has a significant impact on the write performance of PM
	- **E** Avoid small random writes

**3**

**□** Leverage the combining buffer hardware to coalesce writes inside PM

#### Transactions on Persistent Memory

□ Failure-atomic transaction is a critical mechanism for accessing and manipulating data on PM

□ Existing PM transaction systems are implemented into two major paradigms – logging (undo & redo) and copy-on-write

 $\Box$  Both paradigms do not consider the performance impact of PM architecture characteristics

## Issues of Existing PM Transactions

Newly written data X X  $(X)$  The new copy of data Data from last commit

![](_page_4_Figure_2.jpeg)

![](_page_4_Figure_3.jpeg)

![](_page_4_Figure_4.jpeg)

Reset pointers and free old copy

# Issues of Existing PM Transactions

Newly written data X X  $(X)$  The new copy of data Data from last commit

![](_page_5_Figure_2.jpeg)

Write data twice

 $\Box$  In-place update to the data could cause concurrent random writes

Reset pointers and free old copy

# Issues of Existing PM Transactions

Newly written data X X  $(X)$  The new copy of data Data from last commit

![](_page_6_Figure_2.jpeg)

#### Write data twice

- $\Box$  In-place update to the data could cause concurrent random writes
- $\Box$  Frequent metadata updates causes many small random writes

Reset pointers and free old copy

## Issues of Memory Allocation for PM Transactions

 $\Box$  Existing memory allocation implementations use multiple free lists, each for a different allocation size

![](_page_7_Figure_3.jpeg)

- **D** Multiple free lists could cause consecutive allocation requests of different sizes to go to different free lists
- Return freed memory blocks to thread-local free lists for reuse

Reduce the opportunity to leverage the combining buffer hardware to coalesce writes inside PM

### Design Goals of ArchTM

□ ArchTM: an architecture-aware PM transaction system

**Reduce write traffic on PM** 

Logless **Leapeler** Use copy-on-write

**E** Avoid small writes on PM

**Encourage coalescable writes on PM** 

#### Avoid Small Writes on PM

 Minimize metadata modifications on PM with guaranteed crash consistency

![](_page_9_Figure_3.jpeg)

### Avoid Small Writes on PM

- $\Box$  Minimize metadata modifications on PM with guaranteed crash consistency
	- **Buffer metadata on DRAM** 
		- Allocator metadata
		- Object mapping metadata
			- **Object lookup table**

![](_page_10_Figure_7.jpeg)

### Avoid Small Writes on PM

- $\Box$  Minimize metadata modifications on PM with guaranteed crash consistency
	- **Buffer metadata on DRAM**
	- **D** Annotation
		- Add transaction ID into the transaction state variable
		- Add object metadata (e.g, Object ID, size, and transaction ID) into the object header

![](_page_11_Figure_7.jpeg)

## Encourage Coalescable Writes on PM

- □ Consecutive allocation requests get contiguous memory blocks but minimize memory fragmentation
	- **O** Contiguous memory allocation
		- Use a regular data path for large allocations and reclamations
		- Use a locality-aware data path for small allocations and reclamations to encourage sequential writes in transactions
			- A single free list
			- Global recycling
	- **Online memory defragmentation** 
		- Examines memory usage by regions and reduces fragmentation on PM during the runtime

## Encourage Coalescable Writes on PM

**14**

 $\Box$  Locality-aware data path & online memory defragmentation

![](_page_13_Figure_3.jpeg)

Aggregate persistent objects in underutilized

## Recovery Management

#### □ Step 1: detect uncommitted transactions

Check the state of each transaction state variable on PM

#### □ Step 2: rebuild object lookup table

- Scan persistent object pool on PM to find persistent objects
- Insert the location information (i.e., pointers to the object on PM) into the lookup table
	- Discard the object copies in uncommitted transactions (collected from Step 1)
	- Only keep the latest object copy by comparing the transaction ID annotated in the object copies

#### **Other Optimization Techniques**

- □ Scalable object referencing
- Non-blocking read
- □ Reduce recovery time by incorporating an incremental checkpoint

Please find more details in our paper!

#### Evaluation Setup

- □ Real PM platform (Intel Optane DC PMM)
	- **□** 2<sup>nd</sup> Gen Intel Xeon Scabble processor (24 cores on each socket)
	- **192 GB DRAM and 1.5 TB PM**
- □ Run TPC-C and TATP against PMEMKV (from Intel)

□ Comparison: PMDK [Intel], Romulus [SPAA'18], DUDETM [ASPLOS'17] and the Oracle system (copy-on-write-based, OCoW)

#### Evaluation: TPC-C & TATP

TPC-C 100% update rate TATP  $\rightarrow$ PMDK **OCoW** -Romulus  $+$ PMDK **OCoW** -**Romulus** -DUDETM  $\rightarrow$ ArchTM **DUDETM**  $\rightarrow$ ArchTM 16 240 Throughput (Ktps)<br>
8<br>
8<br>
8  $\mathbf 0$  $\Omega$ 8 32 8 16 24 32 48  $\mathbf{1}$ 16 24 40 48  $\mathbf{1}$ 40 # of App Threads # of App Threads

□ On average, ArchTM significantly outperforms DUDETM, Romulus, OCoW and PMDK by 3x, 7x, 8x and 75x, respectively

Please find more evaluation in our paper!

![](_page_17_Figure_5.jpeg)

![](_page_17_Figure_6.jpeg)

#### **Conclusion**

- $\Box$  Pinpoint performance problems in common transaction implementations on real PM hardware
- $\Box$  Highlight the importance of considering PM architecture characteristics for transaction performance
- □ ArchTM: an architecture-aware PM transaction system
	- **E** Avoid small writes on PM
	- **Encourage coalescable writes on PM**
	- Outperform the four state-of-the-art PM transaction systems

![](_page_18_Picture_8.jpeg)