【低功耗】FPGA Low Power Technology Mapping for Reuse Module Design

cillyfly

【低功耗】FPGA Low Power Technology Mapping for Reuse Module Design [复制链接]

In this paper, FPGA low power technology mapping for reuse module design under the time constraint is proposed. Traditional high-level synthesis does not allow reuse of complex, realistic datapath component during the task of scheduling. On the other hand, the proposed algorithm is able to approach a productivity of the design the low power to reuse which given a library of user-defined datapath component and to share of resource sharing on the switching activity in a shared resource. Also, we are obtainable the optimal the scheduling result in experimental results of our using chaining and multi-cycling in the scheduling techniques. Low power circuit make using FPGA technology mapping algorithm for selection reuse module by scheduling

12.pdf (251.15 KB, 下载次数: 7)

2011-11-22 17:40 上传

点击文件名下载附件

eeleader

顶，不错！