AISemiCon

Job Description: Senior Verification Engineer (PCIe Expertise) Location: Bengaluru Job Type: Full-time Experience: 6+ years in ASIC / SoC verification with PCIe expertise We are seeking a Senior Verification Engineer with in-depth expertise in PCIe (Peripheral Component Interconnect Express) to join our VLSI verification team. In this role, you will be responsible for verifying PCIe-based designs, ensuring protocol compliance, performance, and reliability of high-speed data transfers. You will work with cutting-edge technologies in PCIe protocol verification for multiple generations (e.g., PCIe Gen3, Gen4, Gen5, and beyond). Key Responsibilities: Develop detailed verification plans for PCIe designs, ensuring functional and protocol-level validation. Design and implement SystemVerilog and UVM-based testbenches for validating PCIe interfaces (endpoint, switch, root complex). Validate PCIe protocol compliance across different layers: physical, data link, and transaction. Run simulations and debug issues using VCS, Questa, or ModelSim; identify and resolve problems in link initialization, error handling, and performance. Automate verification flows using Python, Perl, or Tcl to enhance efficiency. Work closely with the design team to align on specifications and review design documents. Mentor junior engineers and ensure high-quality, reusable verification code. Generate and present verification reports, tracking coverage and progress. Contribute to the continuous improvement of PCIe verification methodologies and best practices. Qualifications: Education: Bachelor’s or Master’s in Electrical Engineering, Computer Science, or related field. Experience: At least [X] years of experience in VLSI verification, with a focus on PCIe protocol validation. Proficient in SystemVerilog and UVM for functional verification. Strong understanding of PCIe 3.0, 4.0, 5.0, and beyond, including link initialization, transaction layers, and data link layers. Hands-on experience with simulation tools (VCS, Questa, ModelSim) and debugging tools. Experience with protocol analysis tools (e.g., PCIe protocol analyzer). Strong scripting skills (Python, Tcl, Perl) for automation. Knowledge of high-speed interface verification, including performance optimization. Preferred Qualifications: Experience with multi-lane PCIe switches or PCIe-based chipsets. Familiarity with formal verification techniques. Knowledge of emulation tools for large-scale PCIe verification. Submit your resume : hiring@aisemicon.in

We’ve received a great number of applications for the Trainee Program. Please keep an eye on your inbox for updates, as we’ll be reaching out from hiring@aisemicon.in

https://lnkd.in/gwkhgHk7 Whoever have filled before 19th Nov can fill it again