Wonchan Kim - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 29 from 29

2007

A 0.25-µm CMOS 1.9-GHz PHS RF Transceiver With a 150-kHz Low-IF ArchitectureHoesam Jeong, Byoung-Joo Yoo, Cheol Kyu Han, Sang-Yoon Lee, Kang-Yoon Lee, Suhwan Kim, Deog Kyoon Jeong, Wonchan Kim. jssc, 42(6):1318-1327, 2007. [doi]

A 2.8Gb/s All-Digital CDR with a 10b Monotonic DCODo-Hwan Oh, Deok-Soo Kim, Suhwan Kim, Deog Kyoon Jeong, Wonchan Kim. isscc 2007: 222-598 [doi]

2006

A partially switched-opamp technique for high-speed low-power pipelined analog-to-digital convertersHwi-Cheol Kim, Deog Kyoon Jeong, Wonchan Kim. tcas, 53(4):795-801, 2006. [doi]

A 20-GHz phase-locked loop for 40-gb/s serializing transmitter in 0.13-/spl mu/m CMOSJaeha Kim, Jeong-Kyoum Kim, Bong-Joon Lee, Namhoon Kim, Deog Kyoon Jeong, Wonchan Kim. jssc, 41(4):899-908, 2006. [doi]

2005

2003

2002

2001

1999

A process and environment tolerant 3V, 2 GHz VCO with 0.8 μm CMOS technologyKeewook Jung, Changsik Yoo, Hyun-Kyu Yu, Wonchui Song, Wonchan Kim. tce, 45(1):171-175, 1999. [doi]

An image resolution enhancing technique using adaptive sub-pixel interpolation for digital still camera systemYido Koo, Wonchan Kim. tce, 45(1):118-123, 1999. [doi]

A load-adaptive, low switching-noise data output bufferSeung Wook Lee, Daeyun Shim, Yeon-Jae Jung, Dong-Yun Lee, Chang-Hyun Kim, Wonchan Kim. iscas 1999: 39-42 [doi]

A 600-dpi capacitive fingerprint sensor chip and image-synthesis techniqueJeong-Woo Lee, Dong-Jin Min, Jiyoun Kim, Wonchan Kim. jssc, 34(4):469-475, 1999. [doi]

A Semi-Digital Delay Locked Loop for Clock Skew MinimizationJoonbae Park, Yido Koo, Wonchan Kim. vlsid 1999: 584-588 [doi]

Current sensing differential logic: a CMOS logic for high reliability and flexibilityJoonbae Park, Jeongho Lee, Wonchan Kim. jssc, 34(6):904-908, 1999. [doi]

An analog synchronous mirror delay for high-speed DRAM applicationDaeyun Shim, Dong-Yun Lee, Sanghun Jung, Chang-Hyun Kim, Wonchan Kim. jssc, 34(4):484-493, 1999. [doi]

1998

A ±1.5-V, 4-MHz CMOS continuous-time filter with a single-integrator based tuningChangsik Yoo, Seung Wook Lee, Wonchan Kim. jssc, 33(1):18-27, 1998. [doi]

A ±1.5V 4MHz Low-Pass Gm-C Filter in CMOSChangsik Yoo, Wonchan Kim. aspdac 1998: 341-342

1995

A single chip /spl Delta/-/spl Sigma/ ADC with a built-in variable gain stage and DAC with a charge integrating subconverter for a 5 V 9600-b/s modemDaejeong Kim, Jaejin Park, Sungjoon Kim, Deog Kyoon Jeong, Wonchan Kim. jssc, 30(8):940-943, August 1995. [doi]

A static power saving TTL-to-CMOS input bufferChangsik Yoo, Min-Kyu Kim, Wonchan Kim. jssc, 30(5):616-620, May 1995. [doi]

1994

An experimental high-density DRAM cell with a built-in gain stageWonchan Kim, Joongsik Kih, Gyudong Kim, Sanghun Jung, Gijung Ahn. jssc, 29(8):978-981, August 1994. [doi]

A Multibit Delta-Sigma D/A Converter Using a Charge Integrating Sub-ConverterDaejong Kim, Jaejin Park, Sungjoon Kim, Deog Kyoon Jeong, Wonchan Kim. iscas 1994: 319-322

Exponential curvature-compensated BiCMOS bandgap referencesIn-Yeol Lee, Gyudong Kim, Wonchan Kim. jssc, 29(11):1396-1403, November 1994. [doi]

Sign in or sign up to see more results.

runs on WebDSL

翻译：