LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology

Junwhan Ahn, Kiyoung Choi. LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology. IEEE Trans. VLSI Syst., 22(5):1197-1201, 2014. [doi]

Abstract

Abstract is missing.

  翻译: