A 32, times, 32 Pixel Convolution Processor Chip for Address Event Vision Sensors With 155 ns Event Latency and 20 Meps Throughput - researchr publication

researchr

You are not signed in
Sign in
Sign up

Luis A. Camuñas-Mesa, Antonio Acosta-Jimenez, Carlos Zamarreño-Ramos, Teresa Serrano-Gotarredona, Bernabé Linares-Barranco. A 32, times, 32 Pixel Convolution Processor Chip for Address Event Vision Sensors With 155 ns Event Latency and 20 Meps Throughput. IEEE Trans. on Circuits and Systems, 58-I(4):777-790, 2011. [doi]

Abstract is missing.

runs on WebDSL

翻译：