Enrique San Millán - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 22 from 22

2021

Evaluating the computational performance of the Xilinx Ultrascale+ EG Heterogeneous MPSoCJose A. Belloch, Germán León, José M. Badía, Almudena Lindoso, Enrique San Millán. tjs, 77(2):2124-2137, 2021. [doi]

2018

Dynamic control of entropy and power consumption in TRNGs for IoT applicationsHonorio Martín, Enrique San Millán, Luis Entrena-Arrontes. ieiceee, 15(2):20171157, 2018. [doi]

2017

A lightweight implementation of the Tav-128 hash functionHonorio Martín, Pedro Peris-López, Enrique San Millán, Juan E. Tapiador. ieiceee, 14(11):20161255, 2017. [doi]

2016

A New TRNG Based on Coherent Sampling With Self-Timed RingsHonorio Martín, Pedro Peris-Lopez, Juan E. Tapiador, Enrique San Millán. tii, 12(1):91-100, 2016. [doi]

2015

Fault Attacks on STRNGs: Impact of Glitches, Temperature, and Underpowering on RandomnessHonorio Martín, Thomas Korak, Enrique San Millán, Michael Hutter. tifs, 10(2):266-277, 2015. [doi]

2014

An Estimator for the ASIC Footprint Area of Lightweight Cryptographic AlgorithmsHonorio Martin, Pedro Peris-Lopez, Juan E. Tapiador, Enrique San Millán. tii, 10(2):1216-1225, 2014. [doi]

Effect of ionizing radiation on TRNGs for safe telecommunications: Robustness and randomnessHonorio Martin, Anna Vaskova, Celia López-Ongil, Enrique San Millán, Marta Portela-García. iolts 2014: 202-205 [doi]

2011

AKARI-X: A pseudorandom number generator for secure lightweight systemsHonorio Martin, Enrique San Millán, Luis Entrena, Julio César Hernández Castro, Pedro Peris-Lopez. iolts 2011: 228-233 [doi]

Accelerating secure circuit design with hardware implementation of Diehard Battery of tests of randomnessAnna Vaskova, Celia López-Ongil, Enrique San Millán, Alejandro Jiménez-Horas, Luis Entrena. iolts 2011: 179-181 [doi]

2010

Cryptographically secure pseudo-random bit generator for RFID tagsPedro Peris-Lopez, Enrique San Millán, Jan C. A. van der Lubbe, Luis Entrena. icitst 2010: 1-6 [doi]

Robust cryptographic ciphers with on-line statistical properties validationAnna Vaskova, Celia López-Ongil, Alejandro Jiménez-Horas, Enrique San Millán, Luis Entrena. iolts 2010: 208-210 [doi]

2009

Security Flaws in an Efficient Pseudo-Random Number Generator for Low-Power EnvironmentsPedro Peris-Lopez, Julio C. Hernandez-Castro, Juan M. Estévez-Tapiador, Enrique San Millán, Jan C. A. van der Lubbe. sewcn 2010: 25-35 [doi]

2007

Correlation-Based Fingerprint Matching with Orientation Field AlignmentAlmudena Lindoso, Luis Entrena, Judith Liu-Jimenez, Enrique San Millán. icb 2007: 713-721 [doi]

Low power data processing system with self-reconfigurable architectureMichael G. Lorenz, Luis Mengibar, Enrique San Millán, Luis Entrena. jsa, 53(9):568-576, 2007. [doi]

2003

Theoretical comparison between sequential redundancy addition and removal and retiming optimization techniquesEnrique San Millán, Luis Entrena, José Alberto Espejo, Celia López. jsa, 49(12-15):529-541, 2003. [doi]

2001

Logic Optimization of Unidirectional Circuits with Structural MethodsLuis Entrena, Celia López, Emilio Olías, Enrique San Millán, José Alberto Espejo. iolts 2001: 43-47 [doi]

Generalized reasoning scheme for redundancy addition and removal logic optimizationJosé Alberto Espejo, Luis Entrena, Enrique San Millán, Emilio Olías. date 2001: 391-397 [doi]

Functional extension of structural logic optimization techniquesJosé Alberto Espejo, Luis Entrena, Enrique San Millán, Emilio Olías. aspdac 2001: 467-472 [doi]

On the Optimization Power of Redundancy Addition and Removal Techniques for Sequential CircuitsEnrique San Millán, Luis Entrena, José Alberto Espejo. iccad 2001: 91-94 [doi]

On the Optimization Power of Redundancy Addition and Removal for Sequential Logic OptimizationEnrique San Millán, Luis Entrena, José Alberto Espejo. dsdm 2001: 292-299 [doi]

1999

Logic Restructuring for MUX-Based FPGAsJosé Alberto Espejo, Luis Entrena, Enrique San Millán, Emilio Olías. euromicro 1999: 1161 [doi]

Integrating Symbolic Techniques in ATPG-Based Sequential Logic OptimizationEnrique San Millán, Luis Entrena, José Alberto Espejo, Silvia Chiusano, Fulvio Corno. date 1999: 516-520 [doi]

Sign in or sign up to see more results.

runs on WebDSL

翻译：